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Abstract
Modern state-of-the-art biohybrid systems provide closed-loop
interactions between biological and artificial subsystems. In
this context, the processing of electrophysiological data has to
be performed in biological real-time to lead to adequate feed-
back stimulation. Conventional computing paradigms require
massive resources for processing the acquired data due to their
sequential and synchronous nature when faced with informa-
tion coming from a massively parallel and asynchronously op-
erating population of cells. Potential candidates for a more effi-
cient interaction are neuromorphic processors. Neuromorphic
analog VLSI emulates biophysical processes of neural tissue
using CMOS transistors operated in the sub-threshold regime
and features biologically plausible levels of parallelism. This
allows the implementation of spiking neural networks for the
processing of biosignals in hardware. One of the constraints
that however limits the scalability of neuromorphic informa-
tion processing architectures is the number of available synapse
circuits. This number is naturally limited by the integrated cir-
cuits’ two-dimensional layout. This constrains the ability to
interact with large numbers of information sources like elec-
trodes in large-scale arrays. To alleviate this limitation, we in-
vestigate strategies used by biological systems to solve related
problems: Networks of biological neurons undergo a constant
reconfiguration of their topology via activity-dependent plas-
ticity mechanisms. The observed dendritic spine dynamics can
be hypothesized to implement a strategy to limit the number
of synapses that are not contributing to the performance of
the network. The possibility of using structural plasticity as
a biologically-inspired strategy for optimizing resource usage
in neuromorphic processors is explored in this project. In this
thesis, I present an algorithm that allocates a limited number
of synapses during runtime to choose event-sources that best
contribute to the postsynaptic neuron’s activity. This algo-
rithm is implemented on a mixed analog/digital VLSI system
and evaluated. In this context, neuronal activity can serve
as an indicator of which synapse to connect to which source,
mimicking activity dependent dynamics of dendritic spines and
making optimal use of the available resources on the neuromor-
phic hardware. The evaluation promises increased scalability
and a novel approach to expanding the number of input chan-
nels to neuromorphic systems. The results of this work suggest
that the approach taken opens new perspectives for memory
optimization in the simulation of spiking neural networks in
general and in neuromorphic hardware in particular.
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Zusammenfassung
Der aktuelle Stand der Technik in der Entwicklung biohybrider
Systeme erlaubt die Erzeugung eines geschlossenen Informa-
tionskreislaufs zwischen einem biologischen- und einem tech-
nischen Sub-System. Konventionelle Paradigmen der Informa-
tionsverarbeitung
schra¨nken in ihrer sequenziellen und synchronen Natur das
potenzial solcher Systeme ein, wenn es um die Verarbeitung
von massiv parallelen und asynchronen Datenstro¨men aus biol-
ogischen Zellkulturen oder lebenden Organismen geht. Poten-
zielle Kandidaten fu¨r eine nahtlose Interaktion, sind neuromor-
phe Prozessoren welche mittels CMOS Transistoren im sub-
threshold Regime, neuronale Prozesse emulieren um eine hohe
Energieeffizienz und ein biologisch plausibles Level an Paral-
lelita¨t zu erreichen. Eine der Einschra¨nkungen, welche jedoch
die Skalierbarkeit von neuromorphen Prozessoren limitiert, ist
die Anzahl von verfu¨gbaren synaptischen Schaltungen. Diese
ist vorgegeben durch die Dimensionen der Gesamtschaltung.
Auch die Fa¨higkeit der Interaktion mit einer grossen Anzahl
an Informationsquellen wie in etwa Elektroden in grossformati-
gen Arrays ist so beeintra¨chtigt. Um die Resourcennutzung in
neuromorphen Prozessoren zu optimieren, betrachten wir, wie
biologische Systeme a¨hnliche Probleme lo¨sen. Neueste neu-
rowissenschaftliche Erkenntnisse legen nahe, dass biologische
Neuronen einer konstanten Umstrukturierung ihrer Topolo-
gie durch aktivita¨tsabha¨ngige Plastizita¨tsmechanismen unter-
liegen. Das beobachtete Ausbilden und Zuru¨ckziehen von den-
dritischen Dornfortsa¨tzen, stellt mo¨glicherweise eine Strategie
dar, welche die Anzahl von Synapsen minimiert, die nicht zur
Leistungsfa¨higkeit des Netzwerkes beitragen. Wir behandeln
die Mo¨glichkeit, strukturelle Plastizita¨t als eine Strategie der
Resourcenoptimierung zu nutzen. Der vorgestellte Mechanis-
mus setzt wa¨hrend Laufzeit eine limitierte Anzahl an Synapsen
ein um Eventquellen auszuwa¨hlen, die bestmo¨glich zur postsy-
naptischen neuronalen Aktivita¨t beitragen. Durch das Nachah-
men aktivita¨tsabha¨ngiger Dynamiken dendritischer Dornfort-
sa¨tze, kann neuronale Aktivita¨t als ein Indikator dafu¨r dienen,
welche Quelle mit welcher Synapse zu verbinden ist, wodurch
die Nutzung vorhander Resourcen neuronaler Hardware opti-
miert wird. Das Modell struktureller Plastizita¨t wurde speziell
fu¨r den Einsatz auf einem, im Rahmen dieser Arbeit entwickel-
ten, digitalen Coprozessor entwickelt. Die beschriebene Evalu-
ierung verspricht eine erho¨hte Skalierbarkeit, sowie einen neuar-
tigen Ansatz fu¨r eine erho¨hung der Anzahl von Information-
skana¨len in neuromorphen Systemen. Daru¨ber hinaus zeigen
wir das der verwendete Ansatz Perspektiven der Speicherpo-
timierung in der Simulation von ‘Spiking Neural Networks’ im
allgemeinen ero¨ffnet.
x
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1A Neuromorphic Engineering
Approach to Biohybrid
Systems
The question of how brains perceive the environment and use
the extracted information to form decisions which guide behav-
ior has been the source of thousands of years of debate among
philosophers and physicians. Already 300 BC, Herophilos of
Chalcedon distinguished sensory and motor nerves [Pearce,
2013]. In light of this, computational neuroscience is a rela-
tively young field that aims to answer these questions through
the means of scientific methodology. Already today, computa-
tional principles identified through this approach, have made
their way into new technologies such as deep neural networks
and computer vision systems.
An important step in advancing knowledge in the domain of
neuroscience is the development of techniques that allow the
investigation of neuronal populations at different scales from
the single neuron to whole brains.
Biohybrid systems like brain-machine interfaces go one step
further in providing a tool for interacting with, rather than for
the passive observation of, populations of neurons.
In this way, systems are created, that consists of both arti-
ficial and biological parts. Establishing a connection between
1 A Neuromorphic Engineering Approach to Biohybrid Systems
these parts opens up novel perspectives in neuroprosthetics,
where one day neuronal tissue, damaged by neurodegenera-
tive diseases, or strokes, could be substituted with artificial
systems that are functionally equivalent.
The interaction with populations of neurons has been re-
alized on very different spatial and temporal scales, through
various signal acquisition and stimulation techniques:
• Functional Magnetic Resonance Imaging (fMRI) studies
acquire the blood-oxygenation response on a whole brain
scale in response to an external stimulus. [Sulzer et al.,
2013]
• Electroencephalography (EEG) trades off spatial resolu-
tion with an increased temporal resolution against inves-
tigation of evoked potentials.
Both techniques are employed in neurofeedback experiments
where the acquired signal shapes the sensory stimulus to the
subject.
• In in-vitro, various patch clamp techniques allow intra-
cellular electrophysiological data acquisition on a single
neuron level. Dynamic clamp [Sharp et al., 1993] pro-
vides feedback that drives the neuron’s membrane po-
tential.
Advances in integrated circuit technology allowed the emer-
gence of MEA as another in vitro method that we are going
to focus on as an input to a neuromorphic system.
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1.1 Multi-Electrode Arrays
Silicon-based MEA allow the recording and stimulation of hun-
dreds of cells that are directly cultivated on top of the sensor
to provide an extracellular interface to the neuronal popula-
tion. In order to reduce the number of glia-cells, typically, the
neuronal tissue is centrifuged, and the remaining dissociated
embryonic cells are cultivated directly on the surface of the
sensor. The sensor surface is pharmacologically processed to
allow cells to grow in a laminar fashion in a Perspex chamber.
Somata, which provide the largest amplitudes when the neu-
ron fires, sparsely cover the sensor’s surface. Over the course of
hours to days, growth processes change the coverage of the sen-
sors, and the formation of excitatory and inhibitory synapses
among the cultured neurons influences the firing statistics
recorded at the electrode sites.
The high spatial resolution of advanced EOSC and EOSFET
Multi-Electrode Arrays of 2048 electrodes in an active area of
4.48 × 2.43mm2, at a sampling rate of up to 20kHz, allows
the electrophysiological investigation of the functional network
within a neuron population, on a single-cell level [Dragas et al.,
2017]. In the referenced work, an additional neurotransmitter
and Local Field Potential (LFP) monitoring is made avail-
able. Moreover, the combination with additional optical stud-
ies of the culture’s morphology through staining techniques
is possible, to give insight into synapse formation over time
through statistical analysis of the expression of markers such
as synapsin.
The capacitive electrode-electrolyte interface (Figure 1.1)
is typically provided through electrodes that directly connect
to transistors gates to form EOSFETs [Vassanelli, 2014]. The
sensor surface that is formed in this way, is covered by a dielec-
tric layer post-processed after the standard Complementary
3
1 A Neuromorphic Engineering Approach to Biohybrid Systems
Figure 1.1:
Illustration of an EOSFETs operating principle. The electrode is
directly connected to the gate of the transistor, sensing changes in
the extracellular potential and causing a proportional current through
the transistors channel.
Metal-Oxide-Semiconductor (CMOS) process. As the extra-
cellular ion concentration changes, the potential on the gate
changes. The resulting currents between the source- and drain
terminal of the EOSFET can be processed by subsequent cir-
cuits on the same chip. Pre-processing typically involves pre-
amplification and filtering, after which the signals are mul-
tiplexed before passing a second processing stage and subse-
quent conversion from analog to digital values. The fact that
already at the lowest level of signal acquisition, multiplexing is
used, gives rise to the possibility to optimize data throughput
by hand-picking which channels to record from.
In the case of EOSC stimulators (Figure 1.1), the appli-
cation of stimulation waveforms on the electrode forms an
electric field which extends through the tissue and causes the
local manipulation of ion concentrations to affect the mem-
brane potential of the neurons present in the substrate. The
TiO2/ZrO2 passivation, which acts as a dielectric, limits the
4
1.1 Multi-Electrode Arrays
Figure 1.2:
Illustration of the operating principle of an EOSC. Charges on the
electrode result in a non-faradaic current in the electrolyte. Current
density is strongest in proximity to the dielectric and can be used to
depolarize the neuron’s membrane.
voltage range for stimulation 1.
The taken approach in current data acquisition systems for
this class of devices is illustrated in Figure 1.3.
Figure 1.3:
Illustration of an in-vitro biohybrid system based on conventional
computing architectures.
1R. Zeitler, Venneos personal communication
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1.1.1 Typical Applications of MEA
These methods of investigation allow the graph-theoretical
study of network formation [Feldt et al., 2011]. The large
sensor area of 2.8 × 3.8mm allows the investigation of both
cultures and slices of brain tissue. The use of MEAs allows
reliable data acquisition over long time-spans due to the ex-
tracellular method of measurement which does not damage the
cells [Hutzler and Fromherz, 2004]. Due to the high resolution
of this group of devices, assemblies of neurons can be stimu-
lated and recorded from with high selectivity. The signals ac-
quired in this way have amplitudes in the range of 300−800µV .
Figure 1.4 displays the signal acquisition capabilities of the
technology with a hippocampal slice.
Figure 1.4:
A) MEA recording from a hippocampal slice, B) recorded activity in
dentate gyrus slice [Gong et al., 2016]
Besides academic use for functional network analysis, in the
currently emerging fields of application, monitoring of popu-
lation activity is used for screening for neurotoxins like bo-
tulinumtoxin [Jenkinson et al., 2017].
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1.1.2 Limiting Factors in MEA Based Biohybrid
systems
Especially in neuroprosthetics, implantable MEA based biohy-
brids could find application, in for example the disruption of
pathological activity in epileptic seizures. A second potential
use is in long-term studies of network formation.
Several factors limit the usability of large electrode arrays
in closed-loop interactions with populations of neurons:
• On a computational level, researchers face an enormous
bandwidth challenge in the application of MEA over the
course of time periods that are anything longer than sec-
onds. With the following specifications taken from Lam-
bacher et al. [2011], 128×128 sensor transistors are sam-
pled at 6kHz, resulting in
∼ 5 GigaSamples per minute. Assuming a 10bit accu-
racy, event these conservative figures result in ∼ 6.25
GigaBytes per minute.
• The involved computational steps for spike-detection and
sorting are resource intensive and limit the number of
channels which can be observed at a given time. Typ-
ically, this problem is approached by hand-selecting a
subset of channels and reducing the sampling rate.
• If the computational resources of conventional hardware
do not suffice to process data in an online fashion, data
needs to be logged for later analysis. In network devel-
opment studies that would collect recordings over days,
at data rates of ∼ 6.25 GBminute , this results in the collec-
tion of terabytes of data so that even memory resources
become a limiting factor.
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Our aim is therefore to find a method which allows the appli-
cation of neuromorphic hardware in the context of biohybrid
systems. Here, the focus is on the creation of an interface,
rather than the optimization of the neuromorphic hardware in
itself.
1.2 Event-Based Communication
Compared to conventional signal acquisition with fixed sam-
pling rates and sequential processing, the biological neuron
processes data from its presynaptic information sources in a
drastically different fashion. We propose a biologically in-
spired approach to signal processing to match the operating
principles of the system under investigation to overcome band-
width problems in biohybrid systems. Biological neurons’ axon
hillocks integrate over currents from the neurons dendritic tree
and a stereotypical cascade of ion-channel activation is trig-
gered, once the potential across the cell-membrane reaches a
certain threshold. This cascade gives rise to a membrane de-
polarization and its subsequent reset to baseline. This signal is
called the action potential. Conceptually, a neuron’s spiking
mechanism can be considered a delta encoding of the input
current presented to it, where the output of the neuron is the
information that the integral of the input signal surpassed a
threshold. Here the action potential encodes the threshold-
crossing event and propagates it through the neuron’s axon.
The compressive nature of this encoding is used in neuromor-
phic sensors, such as the Dynamic Vision Sensor (DVS) [Licht-
steiner et al., 2006] to create power-efficient devices with high
temporal resolution and low data rates. A widely used pro-
tocol for the communication of action potentials in neuromor-
phic circuits is Address-Event Representation (Address-Event
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Representation (AER)), a protocol for asynchronous commu-
nication of the senders’/receivers’ IDs.
Event-based MEAs that are similar to the DVS in the way
they represent the acquired electrophysiological data can in-
terface directly with neuromorphic processors through a bidi-
rectional stream of address events for both stimulation and
recording.
Several groups are currently pursuing the development of
such devices e.g. [Corradi and Indiveri, 2015a] and have demon-
strated prototypes [Gupta et al., 2016].
Besides the reduction of data with this form of communi-
cation, the adjustment of the event-triggering threshold al-
lows for a rudimentary spike detection in the electrophysio-
logical data which reduces computational load in the analysis.
Event-based interfacing with neuromorphic processors enables
spiking neural networks for the use to classify the data pre-
sented [Qiao et al., 2015].
1.3 Towards Neuromorphic Biohybrid Sys-
tems
In contrast to conventional computing architectures, such as
the ones employed in the current state-of-the-art analysis of
electrophysiology data, neuromorphic hardware is particularly
well suited for interfacing to biological neurons since neuromor-
phic processors are closely oriented towards biological operat-
ing principles, and perform computation in the same parallel,
asynchronous and distributed fashion. In this way, neuronal
activity from a source can be processed by target neuron cir-
cuits as it arises. The parallel nature of the neuromorphic
processor implies that, in the case of a simultaneous firing
9
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of biological neurons, the processing latency is less affected
than in the sequential processing of every source, in the same
scenario. Event-based MEAs also implement a rudimentary
spike-detection mechanism that triggers the transmission of
an address-event. This allows a reduction of pre-processing
steps that would be necessary for a frame-based data acquisi-
tion with conventional computer architectures. The creation
of a neuromorphic biohybrid system would promise an efficient
parallel processing of data in biological real-time for the cre-
ation of a feedback signal that guides the stimulation protocol
in a closed-loop scenario. However, even with the described
advantages of neuromorphic processors in the given applica-
tion, the large number of MEA channels provides a challenge
to neuromorphic processors with limited numbers of synapses
over which input to an emulated network can be provided.
The neuromorphic engineering principle aims at reproducing
biophysical processes in silicon to create bioinspired comput-
ing architectures, therefore, in search of an approach to deal
with restrictions on the number of available synapses, a look at
biological systems suggests itself. Here, sustaining functional
synapses requires energy, so there is an incentive to keep the
amount of interneuronal connections close to a minimum. The
neuroscientific literature suggests that this resource optimiza-
tion strategy is implemented through several strategies that
limit the number of dysfunctional connections. These mech-
anisms can be summarized as activity-dependent structural
plasticity. A system that employs structural plasticity mech-
anisms for the selection of a subset of sources from a large
vector of potential event sources might look like that illus-
trated in Figure 1.5. Here, a digital co-processor is involved in
the source selection process and the resulting stream of events
is forwarded to the neuromorphic processor, which implements
a form of classification on the input provided. The resulting
10
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firing activity of the processor is routed to the stimulating
electrodes of the MEA to form a closed loop.
Figure 1.5:
Proposed neuromorphic implementation of a biohybrid system, cen-
tered around a neuromorphic processor. The focus in this thesis is
on the digital co-processor and on the algorithms it implements for
source selection
In the present work, we focus on the selection of sources to
enable future work on neuromorphic biohybrid systems.
1.4 Structural Plasticity in Neuromorphic
Systems
Employing structural plasticity for source selection when fac-
ing the problem of limited inputs to the neuromorphic sys-
tem, extends the philosophy of neuromorphic engineering, by
adding a degree of biological plausibility to the digital rout-
ing of input events to the neuromorphic Integrated Circuit
(IC). Using algorithms that are inspired by activity depen-
dent structural plasticity fits particularly with the use in event-
11
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based MEAs since the biological network under investigation
re-configures following the same principles while it is observed.
This re-configuration, which includes the growth of neurites
and the continuous generation and degeneration of synaptic
connections occurs over the course of hours to days. As con-
nectivity in the cell culture changes due to this developmental
and activity dependent structural plasticity in vitro, and as
environmental influences such as temperature and humidity
affect the signal, electrode activity shows a variability over
long time-scales that needs to be accounted for in the selec-
tion of channels. This process is performed through an activity
dependent structural plasticity in silico. A source electrode se-
lection mechanism that follows the same principles promises
to allow the choice of those electrodes which maximally corre-
late with the firing activity of the postsynaptic neuromorphic
processor which forms the artificial side. The aim of this work
is to create a neuromorphic system capable of implementing
a structural plasticity model for source selection. In addition,
structural plasticity brings several other advantages, both in
the neuromorphic and the conventional computational neuro-
science context: Besides its use in the proposed selection of
information sources, structural plasticity also has positive im-
plications on network performance outside of neuromorphic
engineering. Networks that model associative memory, are
shown to be capable of storing several memories up to a max-
imal memory capacity in their weight matrix. Exceeding this
capacity, corrupts all stored patterns, an effect described as
Catastrophic Forgetting. Knoblauch et al. [2014] show that
here, structural plasticity is successfully increasing memory
capacity and prevents catastrophic corruption of the stored
patterns. The argument here is that the presence and absence
of a synapse is incorporated in the pattern and provides a
further bit to encode information in the network, while not
12
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functionally affecting the postsynaptic activity which would
distort memory retrieval. Apart from the increase in memory
capacity, a further advantage of structurally plastic networks
is the limitation of the number of synapses. Since the number
of synapses present per neuron is limited in neuromorphic sys-
tems, it is necessary for a structural plasticity rule to respect
the system’s upper limit of connectivity. Hence, the focus
here is on the creation of a deterministic model in which it is
easy to incorporate limits to graph measures such as the max-
imal fan-in of a neuron, where other authors use probabilistic
methods (see [Fauth et al., 2015]). The fact that the ROLLS
neuromorphic processor that forms the artificial side in our
biohybrid performs the routing of events outside of the chip
and makes no use of hierarchical routing architectures, was
exploited by implementing a digital co-processor on an Field
Programmable Gate Array (FPGA) which interacts with the
ROLLS chip and the network’s adjacency matrix in external
memory. The advantage over an integrated solution imple-
mented within a neuromorphic processor, is that by choosing
configurable hardware as our computational substrate, the co-
processor is kept as modular and flexible as possible. This
design choice aids the explorative approach taken, in finding
algorithms to incorporate activity dependent structural plas-
ticity in a neuromorphic system [George et al., 2015a]. This
is supported by the co-processors programmability in the C
programming language.
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1.5 Structure of the Thesis
In this thesis, we apply methods of activity dependent struc-
tural plasticity in a neuromorphic system for the selection of
event sources. These event sources are formed by the elec-
trodes of an event-based MEA.
The structure of the thesis follows the design process of the
created system and can be divided into three main parts:
• In Chapter 2, mechanisms that contribute to activity
dependent structural plasticity in biology are reviewed
and abstracted into computational paradigms that are
applicable in the digital co-processor designed in part
three.
• In Chapter 3, the components of the neuromorphic sys-
tem are described, and the design for a digital co-processor
that allows the simulation of an structural plasticity al-
gorithm is described at the level of hardware.
• In Chapter 4, the development of the structural plasticity
algorithm itself and its operation in the target environ-
ment is presented along with an analysis of the impli-
cations of the functionality implemented on structural
rearrangements within the network.
• The Chapter 5 considers use-cases and their verification
in a more broad perspective. Here, the optimization pro-
cess on conventional hardware is presented as well, to
highlight the computational advantages gained from the
addition of structural plasticity to spiking neural net-
works.
• A selection of publications that emerged from this project
is presented in the appendix, together with background
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information, that is referenced to throughout the thesis.
Each chapter included in these sections concludes with an
overview that summarizes findings and lessons learned that in-
formed the design decisions made in the subsequent chapters
of the project. Approaches to overcome the shortcomings of
the solutions presented are discussed in the discussion chap-
ter. The conclusion chapter outlines the taken approach and
promising directions of future research.
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2Principles of Synaptic and
Structural Plasticity in
Biological Neurons
This section of the thesis aims to review findings in neurobiol-
ogy, with a focus on the extraction of functional principles that
can contribute to the activity-dependent re-configuration of
connectivity. In the organization of the nervous system, synap-
tic connections between neurons play a crucial role, both with
respect to computation and to memory. Whereas intracellu-
lar signal propagation is implemented through electrochemi-
cal signaling, the means of information transmission across a
synapse is biochemical, using neurotransmitters. These trans-
mitters are stored presynaptically in vesicles, which dock to
the presynaptic side of the synaptic cleft and release their
content as a reaction to changes in membrane potential, as
illustrated in Figure 2.1. On the postsynaptic side, transmit-
ters are bound by receptors, that act in a metabotropic or
ionotropic fashion. Ionotropic receptors affect the conductivity
of postsynaptic ion-channels, which in turn cause an electro-
chemical effect that is propagated through the dendritic tree,
towards the soma. Synaptic plasticity describes mechanisms
which alter synaptic properties such as receptor conductiv-
ity, vesicle release probability, and protein synthesis, which
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Figure 2.1:
Schematic illustration of synaptic signal transmission through neu-
rotransmitters. Alternative reuptake mechanisms and receptors are
not shown for reason of clarity
in turn affect the amplitude of the resulting excitatory or in-
hibitory dendritic current. In this respect, the synapse forms
a memory element that stores the degree to which correlated
activity occurred between the pre- and postsynaptic neuron
in the past. Computationally, passive membrane properties
and voltage-gated ion-channels implement the computational
properties of the synapse and give rise to the characteristic
shape of postsynaptic currents. In contrast to von Neumann
architectures, computation and memory are co-located in the
synapse. Over the course of maturation of an organism, and
even during adulthood, new synapses are formed in a process
called synaptogenesis, while others are destabilized and de-
generate. This rearrangement of the neural network is called
structural plasticity.
For the creation of a biologically inspired solution to the
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source selection problem (outlined in the Chapter 1), the first
step was to gain a deeper understanding of the mechanisms
that underlie synaptogenesis in the mammalian brain. To do
so, in the following, we review the body of literature on ex-
perimental findings in molecular biology and form hypotheses
on the functionality of the observed interactions of ions and
proteins. Moreover, we abstract these functions to their under-
lying computational primitives to reach a level of description
which can be modeled in the target hardware framework. In
particular, the focus of this review is on dendritic spine motil-
ity and postsynaptic plasticity. We conclude that synaptic
plasticity (Changes in the synaptic efficacy) and morpholog-
ical changes in the dendritic spine are strongly interlinked.
Key mechanisms of this link that play an important role in
structural plasticity are summarized at the end of the chapter.
The approach taken differs from other attempts of modeling
structural plasticity, that are more data-driven (see Butz et al.
[2009]). Instead, the abstracted computational paradigms in-
form the algorithm design and optimization process.
As synaptic connections between axons and dendrites take
up space in a limited three-dimensional volume, connectivity is
limited by the available contacts between these neurites. Even
in cases in which two neurons can form a potential connection,
energy constraints limit the number of functional synapses in
the network, as their maintenance requires a continuous up-
take of energy. For these reasons, the biological system has a
strong incentive to reduce connectivity to a minimum, which
results in a network topology that can be represented by a
sparse adjacency matrix. To sustain this sparsity, while main-
taining high performance, the network continually adapts and
re-arranges its connections to a certain extent.
This form of activity-dependent structural plasticity promises
to yield gains in efficiency in the use of memory and resources
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in a neuromorphic system. A suitable platform for implement-
ing such reconfigurations through operations on the incoming
and outgoing event-streams has been described in the previous
chapter.
Analogous to the approach of starting from charge-carrier
dynamics to develop neuron models, as used in neuromorphic
analog Very Large Scale Integration (VLSI), our development
of a model for activity-dependent structural plasticity begins
from observations on synapse development and function. Here,
we focus mainly on dendritic spine dynamics and the causes
for morphological changes in individual synapses and their
dendritic spines. This chapter highlights those mechanisms
which are considered potential contributors to synaptogenesis
in adulthood. The following chapter on implementation and
design of the structural plasticity algorithm (Chapter 4) inte-
grates these mechanisms to form an abstract model that can
be used in the hardware platform to be created.
The focus in the development of a plasticity rule was on
its applicability in neuromorphic systems, so simulations on
a Personal Computer (PC) and the neuromorphic processor’s
design guided the choice of which computational operations
were necessary to use structural plasticity as a means of re-
source optimization. These simulations and the final system
are described in Chapter 5. In our approach, the biological lit-
erature informed the way specific functions were implemented,
while computer simulations influenced the search for compu-
tational primitives in biology.
As works such as [Redondo and Morris, 2011] highlight, the
conclusions about the computational primitives behind the bi-
ological processes observed to be involved in synaptogenesis
remain partially hypothetical and would require verification to
allow strong statements to be made about the biological sys-
tem, as the exact biochemical foundations of structural plas-
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ticity, i.e. in the dendritic spine, are subject to ongoing re-
search. Instead, since the focus of this work was to create
an application specific-solution, the interpretation of the pro-
cesses observed remains subject to further research.
Section 2.1 provides the necessary background to under-
stand the modeling choices made for the development of the
Spike-Timing Dependent Plasticity (STDP) like algorithm pre-
sented in the subsequent chapter on the algorithm and its im-
plementation. In Section 2.1, synaptic plasticity is discussed,
and a link to growth dynamics in the dendritic spine is pre-
sented in the following Section 2.2. Activity dependent con-
tributions to spine morphology and synaptogenesis are con-
trasted with the developmental aspects of network formation
in Section 2.3. The computational implications of cell mor-
phology and its passive membrane properties that give rise
to effects such as synaptic co-activation are described in Sec-
tion 2.4. This section also serves to contrast neuromorphic
hardware with its biological counterpart. Where the previous
overview of co-activation described a collaborative mechanism
between synapses, Section 2.5 reviews findings on transport
and scaffold mechanisms that may lead to competitive behav-
ior.
A central concept captured to maintain the high parallelism
of neuromorphic systems was that of computation on locally
available information. The model later developed aims to op-
erate only on those synapses that share the same postsynaptic
neurons and only on events that are passed to these synapses to
maintain a degree of biological plausibility. On the contrary, a
more direct method of approaching structural reconfiguration
could involve treating the adjacency matrix as a discrete two-
dimensional plane, in which anisotropic filtering algorithms,
developed for image processing, can be applied. This family
of algorithms, however, operates on global information (the
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complete adjacency matrix). This would impose challenges
in an event-based framework, if structural reconfiguration is
supposed to act on the same timescale as synaptic plastic-
ity, between incoming events. The reason why this would be
problematic is that the number of synapses to consider would
include all present and potential synapses in the network. For
the simulation based on conventional computing architectures,
we have approached this problem by performing structural re-
configurations in a periodic fashion [Spiess et al., 2016], on a
separate, slower, time-domain. This further departure from
biological mechanisms was avoided in the neuromorphic im-
plementation, through the restriction to computation on the
postsynaptic neurons dendritic spines, which allows the use of
a single time-domain.
2.1 The Role of Ionotropic Receptors in
Synaptic and Structural Plasticity
In the following, we refer to the mechanisms of Long Term
Potentiation (LTP), Long Term Depression (LTD) and short-
term plasticity as synaptic plasticity that alter synaptic con-
ductivity, in contrast to structural plasticity which includes
morphological changes, here specifically on the dendritic spine.
Synaptic plasticity, as an activity driven process of changing
the synaptic efficacy, was first postulated by Donald Hebb in
1949 [Hebb, 1949]. In its earliest form, Hebbian plasticity de-
scribes the observation that the connection between two neu-
rons is strengthened whenever one neuron drives the others
spiking activity. The opposite case of the reduction of the
strength of a connection, if the driving neuron’s firing does
not contribute to the firing of the postsynaptic neuron is also
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necessary to prevent saturation to maximally strong connec-
tions and the resulting feedback loops. STDP extends this
concept by introducing a dependence on timing into rules of
synaptic plasticity to capture the degree to which a correlation
between pre- and postsynaptic neurons fire in a more gradual
fashion.
In STDP, the most commonly used function to describe the
dependence of the synaptic weight on pre- and postsynaptic
firing is an exponential fit to early electrophysiological mea-
surements of synaptic plasticity by [Bi and Poo, 1998] (see
Figure 2.2).
It has been stated, that various curves have been measured in
different animal models and different regions of their nervous
systems. In digital hardware, the weight update rule is usually
evaluated numerically for the benefit of high precision in the
weight update. Out of resource considerations, in the present
work, a heavily discretized rule is implemented in the form of
a look-up table (see Chapter 4).
The observed changes in synapse efficacy are triggered by
the following signaling cascade. If activated by neurotrans-
mitters, ionotropic receptors change the conductivity of an
ion channel. In its activated state, the α-amino-3-hydroxy-
5-methyl-4-isoxazolepropionic acid receptor (AMPAr) is con-
ductive to cations including Na+ and Ca2+. Upon the binding
of glutamate, the opening of the channel causes an ionic cur-
rent that leads to the depolarization of the membrane of the
postsynaptic cell. The complex agglomeration of AMPAr and
other receptors, bound by a scaffold of proteins, forms the
functionally active zone of a synapse which is prominently vis-
ible in electron-microscopy of neuronal tissue. This structure
is therefore called the postsynaptic density of a synapse. Its
size is thought to serve as an indirect measure of the synaptic
efficacy.
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Figure 2.2:
Change in EPSC amplitude as a function of spike timing between the
presynaptic and postsynaptic neuron (tpost − tpre), taken from [Bi
and Poo, 1998]
In the case of the N-methyl-D-aspartate receptor (NMDAr),
change in conductivity of the ion channel is only achieved
if depolarization of the postsynaptic spine leads to a repul-
sion of the charged NMDAr magnesium ‘plug’. This mech-
anism makes N-methyl-D-aspartate (NMDA) a voltage-gated
ion channel.
In an interplay between the two described receptors, AMPAr
causes the depolarization necessary to activate NMDAr. Im-
portantly, the depolarization works across synapses and even
through back-propagating action potentials originating at the
cells axon-hillock. Since NMDAr too is a glutamatergic
ionotropic channel, this, in turn, leads to further influx of
Ca2+. If a postsynaptic depolarization is not present, the pos-
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itively charged Mg2+ plug blocks the influx of Ca2+ through
NMDAr. A further source of depolarization is formed by L-
type voltage-gated calcium channel (VGCC)s that also acti-
vate on depolarization. Apart from depolarizing the postsy-
naptic neuron further as a means of signaling, the presence of
an increased calcium concentration in the postsynaptic neuron
triggers a CaMKII signaling cascade.
Once activated through calcium, the CaMKII enzyme is ca-
pable of phosphorylating target proteins. This activation is
prolonged through autophosphorylation, even if the calcium
signal has decayed. One of the primary mechanisms in synap-
tic plasticity is the phosphorylation of α-amino-3-hydroxy-5-
methyl-4-isoxazolepropionic acid (AMPA) to increase the chan-
nel’s conductance. As a secondary messaging pathway CaMKII
plays a crucial role in long-term plasticity, through two mech-
anisms. Firstly, synapse-associated protein 97 (SAP-97) and
Myosin-VI which are responsible for transporting AMPAr, are
bound to the receptor, and the complex is moved into the
membrane. This process is illustrated in Figure 2.3. Secondly,
structural strengthening is enabled through the triggering of
cytoskeleton development and the promotion of growth of the
dendritic spine, contributing to structural plasticity. [Bonho-
effer and Engert, 1999] [Jourdain et al., 2003]
This relation of synaptic plasticity and changes in spine mor-
phology is further underlined by the observed proportionality
between spine volume and EPSC amplitude [Smith et al., 2003]
Using the outlined pathway, triggered by NMDA, new AMPA
receptors are phosphorylated and enter the cell membrane in
an activity-dependent fashion. Well known abstractions of
this process are the spike-timing dependent models of synaptic
plasticity.
Also, the synthesis and transport of new AMPA is per-
formed in an activity dependent fashion, where transmem-
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Figure 2.3:
The CaMKII signaling pathway promoting insertion of AMPA into
the cell membrane
brane AMPA receptor regulatory proteins (TARPs) play a
crucial role.
Likewise, LTD is related to the postsynaptic calcium con-
centration. Here, low levels of calcium lead to a loss of AMPA
receptors in the active zone which may lead to a destabilization
and shrinkage of the synapse as Butz et al. [2009] illustrate in
their review on structural plasticity.
The here summarized observations lead us to the conclusion
that it is possible to base a computationally efficient model
of structural plasticity on a spike-timing dependent rule that
evaluates a measure of spine morphology, analogous to exist-
ing weight update rules for the modeling of synaptic plasticity.
This approach can be contrasted with an alternative of creat-
ing a stochastic process that determines synaptogenesis- and
pruning events, and yields the ability to maintain a fixed num-
ber of synapses in an resource-constrained environment, such
as a neuromorphic processor.
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If more than one synapse is considered, NMDA’s voltage gat-
ing implements a form of coincidence detection between neigh-
bouring synapses. If closely neighbouring synapses are acti-
vated in a temporally correlated fashion, reciprocal depolariza-
tion causes an increased conductivity of the involved NMDAr.
This mode of operation is especially important in the early
stages of synapse formation, since developing synapses assume
a ‘silent’ state, initially. At this stage, until 1−3h after synapse
formation, no AMPAr are present in the postsynaptic density
and the synapse does not directly contribute to the firing of the
postsynaptic neuron. However, since NMDArs are expressed,
a co-activation with a neighbouring, mature partner can oc-
cur. This leads to LTP through CaMKII and eventually to the
transition into a fully functional synapse that also includes
AMPAr. We hypothesize that through this mechanism, the
maturation of synapses that are in the immediate neighbour-
hood of frequently and strongly activated mature neighbours is
facilitated, whereas those newly forming synapses that see less
depolarization by their neighbourhood, are restricted in their
development. In this sense, the maturation of a silent synapse
is here driven by correlated firing with a mature neighbour,
rather than through the correlated firing of pre- and postsy-
naptic neuron. This is especially true in the distal part of the
dendritic tree, where back-propagating action-potentials from
the soma are attenuated due to the passive effects of the cell
membrane described in Section 2.4. This co-activation may be
contributing to the observed functional clustering of synapses.
A more direct mechanism that could give rise to functional
clustering is a causal link between LTP and synaptogenesis in
the vicinity of the synapse that underwent potentiation [Lam-
precht and LeDoux, 2004].
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2.2 Activity-Dependent Morphological Changes
After highlighting the electrical mechanisms that are involved
in the formation, the strengthening, depression and the desta-
bilization of a synapse, the following section tries to capture
key aspects of the more indirect biochemical mechanisms which
support structural plasticity.
Studies that have investigated mouse barrel cortex show con-
vincingly that spine and bouton growth dynamics are corre-
lated with changes in the statistics of presented sensory in-
put [Holtmaat and Svoboda, 2009]. Here, trimming a whisker
and thus depriving a particular barrel in a rodent’s somatosen-
sory cortex of its predominant thalamic input, leads to an ob-
servable reconfiguration in the overall barrel cortex, in terms
of connectivity. Areas that receive a reduced input activity re-
spond by forming connections to those thalamic input sources
which remain active, and connectivity to other cortical areas
is also increased [Deger et al., 2016]. This finding was taken
as a starting point to formulate a rule for structural recon-
figuration that is driven by the firing activity of the neurons
involved, through a mechanism which drives the motility of
dendritic spines. Dendritic spines can be roughly categorized
in their morphology as one of the following, illustrated in 2.4:
• Filopodia associated with a multitude of axonal part-
ners in early development.
• Thin and Stubby Dendritic Spines that are associated
with fewer partners and have enlarged postsynaptic den-
sities that include receptors, which are fixed by scaffold-
ing proteins.
• In later stages of maturation, spines become mushroom
shaped or cup shaped and form the main site for glu-
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Figure 2.4:
Shapes of dendritic spines, following their development from left
to right: Filopodium; Thin Spine; Stubby Spine; Mushroom Spine;
Cup-Shaped Spine
tamate receptors. Interestingly, the spine’s neck with its
constriction forms a resistance that may cause large dif-
ferences in membrane potential in the spines head, com-
pared to more downstream compartments of the den-
dritic tree.
The taxonomy of spines presented here follows the observed
developmental stages in their maturation. Although the change
of morphology comes with electrochemical implications (e.g.,
calcium concentration and the resistance along the spines neck
are affected by its shape), we distinguish only three types of
spines in the later developed model, focusing on the main func-
tional differences:
• Mature synapses that are subject to synaptic plasticity.
• Silent synapses that are only conductive, if co-activated
with a mature neighbour.
• Potential synapses (locations where a contact between
axon and dendrite is present but no functional synapse).
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In the initial formation of a dendritic spine, [Yuste and Bon-
hoeffer, 2001] hypothesized LTP as the driving force behind
maturation. This idea is rooted in the observation that af-
ter an initial delay no or little morphological modification is
observable. Only when early LTP causes alterations in the
synapse’s efficacy, structural changes become observable too.
In a second stage, spines mature and grow in size with
an increased number of receptors in the postsynaptic density
[Yuste and Bonhoeffer, 2001]. The change from filipodic to
mushroom-shaped causes a change in the capacity for calcium
in the spine and therefore affects function. In this mature
stage, dendrites are seen to bifurcate and show several postsy-
naptic densities. Moreover, new spines also form in the vicinity
of those that undergo LTP.
As Redondo and Morris argue in their review on the synaptic
tagging hypothesis [Redondo and Morris, 2011], the intracellu-
lar signaling pathways which cause changes in the morphology
of spines and boutons can be distinguished from those that are
responsible for synaptic plasticity. The authors assume that,
on the presynaptic side, changes in synapse morphology are
caused by the insertion of scaffold proteins and changes in the
cytoskeleton that affect the ability of neurotransmitter vesicles
to bind to the cell membrane and release the transmitter into
the synaptic cleft. The ability for AMPAr to be anchored on
the postsynaptic site is affected in a similar fashion. Through
these mechanisms, which allow for long-lasting changes in plas-
ticity, the foundation for changes in the synapse’s efficacy is
given, as the described morphological changes cause modifica-
tions, driven through spike-timing dependent plasticity.
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2.3 Developmental Aspects of
Topology Reconfiguration and the Wnt-
Protein Signaling Pathway
Besides the previously outlined activity driven processes of
synapse stabilization and destabilization in the adult network,
especially during maturation of the network, activity inde-
pendent mechanisms influence synapse formation to create an
initial network. Members of the Wingless-related integration
site (Wnt) protein family, for instance, are expressed during
the growth of the dendrite. These promote synapse formation
in hippocampus, also in adult networks. Moreover, dendritic
arborization is promoted by the Wnt signaling pathway, which
is confirmed by a targeted blocking, that leads to a decrease of
complexity in the dendrite’s morphology. [Rosso and Inestrosa,
2013]. Furthermore, a modulation of NMDA conductivity has
been shown by Cerpa et al. [2011] and others.
The role of Wnt in developmental synaptogenesis inspired
the assumption that the number of dendritic spines is pro-
portional to the neuron’s arborization and the total length of
its dendrites. This assumption is later used to form a basic
model of developmental plasticity, however it was discarded in
the implementation of activity dependent structural plasticity
in the neuromorphic system, due to the lack of a notion of
morphology here. Moreover, changes in the cell-morphology
during development may also have a secondary electrochemi-
cal effect on synaptogenesis by influencing the Ca2+ pathway.
Arguably, this would imply that activity-dependent and devel-
opmental effects on synaptogenesis are not entirely separable.
We did not follow this hypothesis further at this stage due to
the limitations of the target system pointed out, however sim-
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ulations on conventional hardware may profit from this notion
in future work.
2.4 Cell Morphology and Dendritic Com-
putation
A fact that has seen little recognition in the literature on spik-
ing neural networks is that passive membrane properties form
a link between cell morphology and electrochemical properties
of neurons. The most commonly used models of spiking neu-
rons, describe neurons as point-processes without spatial di-
mensions or morphology. Future generations of neuromorphic
processors may profit from a compartmentalization of their
dendritic input, not only for the sake of an increased biologi-
cal plausibility but also with respect to computation. Mech-
anisms which cause local depolarization, for instance, may be
used for heterosynaptic plasticity rules. Axonal delays could
also prove beneficial in the processing of data with a temporal
dimension, such as data relating to the motion of objects in a
scene or acoustic input.
The neuron’s morphology plays a central role in synaptic
plasticity through affecting the shape of the postsynaptic de-
polarization, as the passive propagation of ionic currents along
the neurite, usually described by cable equations, is highly de-
pendent on the radii and lengths of the given compartments
of the neurite.
The source of this postsynaptic depolarization can be either
back-propagating action potentials from the soma or calcium
influx through neighbouring synapses. The membrane poten-
tial’s evolution over space (the length of the compartment l)
and over time t, can be described by the following partial dif-
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Figure 2.5:
Passive electrical properties of the cell give rise to the spatiotemporal
voltage dynamics, described by the cable equation.
ferential equation,
λ2(
δ2v
δ2x
) = τm(
δv
δt
) + v
in which τm = cm × rm represents the time constant of
the membrane which represents an RC low-pass filter. The
space constant λ2 = rmrl captures spatial attenuation due to
the resistances length.
The cellular membrane both induces capacitive and resistive
elements that shape the voltage response to an injected current
as outlined in Figure 2.5.
The involved passive elements are defined by the circum-
ference of the membrane rm =
Rm
2pia ; cm = Cm2pia and the
length of the compartment, affecting the intracellular resis-
tance rL =
Rl
pia2
.
Compared to this dynamic, no similar location-specific ef-
fects are implemented in the neuromorphic processor. The
membrane capacitance is implemented as a single capacitor
which integrates over synaptic currents. Moreover, Rm is ne-
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Figure 2.6:
Synaptic co-activation as a cooperative process that progresses the
maturation of a silent synapse (right) if its activation coincides with
the activation of a mature neighbour (left) or a backpropagating
action-potential that causes depolarization. This change in mem-
brane potential on the silent synapse removes the NMDA magnesium
plug and leads to Ca2+ influx. Following the Ca2+ signaling, AMPA
is transported to the synapse and phosphorylated. This results in an
increase in the synaptic efficacy.
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glected so that the resulting emulation of neuronal behavior
can be described as a point process. In the case of the short-
term plasticity synapses, postsynaptic currents are modeled as
first order linear low-pass filters on an incoming digital pulse,
to closely approximate the shape of an EPSC/Inhibitory Post-
Synaptic Current (IPSC).
In this synapse model, the conductivity of the receptor chan-
nels is not voltage-gated, so these circuits perform like AMPA
channels in the biological correlate. The absence of voltage
gating and moreover the absence of any form of spatial depen-
dency on the postsynaptic potential itself drove the decision
to implement an STDP-like plasticity rule as part of the devel-
oped algorithmic model, executed on the co-processor on the
FPGA.
Compared to modeling the processes which give rise to synap-
tic plasticity on an ion-channel basis, the approach of modeling
LTP and LTD directly presents a shortcut that saves compu-
tational resources.
The downside is that the nonlinear nature of dendritic com-
putation and backpropagating action potentials are not cap-
tured, and this reduces the comparability of the measured
experimental results with biology, where the cell’s morphol-
ogy can potentially influence activity-dependent plasticity in-
directly, through the mechanisms described.
Using the neuromorphic processor beyond its intended point-
neuron desgin, to introduce the notion of cell morphology into
the ROLLS processor, for instance by using the neuromorphic
neurons as abstract descriptions of the nonlinear computation
occurring in single dendrites and then combine them together
to form compartmentalized ‘super-neurons’. In the present
work, this approach was not followed so as to not trade off the
already limited number of available neurons for a (disputable)
increase in biological plausibility.
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Since no additions are made to the point-neuron model im-
plemented in the ROLLS processor, dendritic spines can be
considered neighbouring each other directly, not displaying
cable effects between synapses and lacking mutual depolar-
ization.
Within the framework of a point-neuron, the most intuitive
approach to synaptic co-activation is the assumption that ev-
ery dendritic spine is capable of affecting all of their neighbours
in an equal manner. This approach makes better use of the
hardware at hand than a more detailed model, which could,
for instance, encode morphological effects in the propagation
delay between the pre and postsynaptic side.
The mechanisms described result in a local computation spe-
cific to the dendritic branch, due to local depolarizations that
travel downstream towards the soma. This effect results in a
non-linear interaction of neighbouring synapses which, if tem-
porally correlated in their activation, affect each other. Where
this effect hypothetically leads to a binding of correlated in-
puts, the situation of mature synapses with two fully functional
synapses looks very different. Here, co-activation means that
the driving force for neighbouring synapses is reduced, which
may lead to spatial separation since co-activation would cause
a smaller EPSC than the summed individual activation, a fact
neglected in the proposed system since the neuromorphic im-
plementation is not conductance based but directly current
based. In the proposed system, lateral inhibition through a
population of separate inhibitory synapses that do not par-
ticipate in the plastic reconfiguration aims at introducing a
comparable effect. [London and Ha¨usser, 2005]
A further local computation observed in biological neurons
is that of shunting inhibition. As Liu [2004] demonstrates, in-
hibition distant from an excitatory activation on the dendritic
tree tends to be summed linearly at the cell’s soma. However, a
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spatially close inhibition can produce highly non-linear effects
on the dendritic potential, which are specific to a branch and
do not act globally. This is another aspect that has not been
considered in the later formulation of the model. In order to
obtain local inhibition, one could affect the transmission prob-
ability of the presynaptic event to the postsynaptic destination
depending on the presence of temporally correlated inhibition
at the stage of the external processor. This approach was
not taken due to memory considerations. Every postsynaptic
neuron would need to maintain a memory of when the last
inhibition occurred. Furthermore, every postsynaptic side of a
synapse would need information of its position relative to any
inhibitory synapse on the same postsynaptic neuron as a form
of weighting the impact of inhibitory activation.
2.5 Scaffold and Carrier Proteins
Receptor synthesis takes place remote from the postsynaptic
densities on the dendritic spines where plasticity mechanisms
induce structural changes. AMPAr are formed in the endo-
plasmatic reticulum, where their synthesis and their exit are
mediated by a group of regulatory proteins.
Although even distal dendrites contain endoplasmatic retic-
ulum and ribosomes and are supplied with mRNA from the
soma, the question is, how do proteins that participate in
synaptogenesis and in LTP and LTD make their way through
the dendritic tree to the particular synapse where they are
required, as signaled through e.g. CaMKII.
Proteins, and also mRNA for local synthesis are transported
through both active and passive mechanisms.
The role of active transport is taken over by motor-proteins
that are members of the dynein, kinesin and myosin fami-
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lies. This form of transport is typically mediated along micro-
tubules and other cytoskeletal polymers, which allow direction
specific transport.
Since location specificity of e.g. AMPAr transport and ex-
ocytosis is disputed, we follow the assumption here, that it is
not specific at the resolution of single dendritic spines.
Passive transport takes place through lateral diffusion along
the cell membrane. The movement dynamics of receptors and
other proteins on the cell membrane can be described as Brow-
nian motion.
Once the cargo reaches the synapse, assembly into com-
plexes integrates receptors for example, into the postsynaptic
density. In this process, scaffold proteins play an essential role
in stabilizing and anchoring proteins to facilitate the LTP pro-
cess. The role of forming clusters of glutamatergic receptors in
the postsynaptic density is also fulfilled for example by post-
synaptic density protein 95 (PSD-95) that itself is anchored to
actin through other proteins [Bats et al., 2007]. PSD-95 has
been shown to diffuse and re-distribute between synapses. Fur-
thermore, its lifetime is shorter than that of the dendritic spine
which may explain the seemingly random nature of synapto-
genesis and pruning, as the scaffold is not static. PSD-95
fulfills a second role in trans-synaptic signaling, causing struc-
tural changes in the presynaptic site and affecting the vesicle
release probability [Futai et al., 2007]. Also presynaptic scaf-
fold proteins play an important role in the functioning of the
synapse. In Staras et al. [2010] the authors observe a strong
vesicle mobility that results in the depletion of neurotransmit-
ters on neighbouring axonal boutons if a synapse is activated
frequently and attribute this effect to a less pronounced scaf-
fold.
Meyer et al. [2014] show that synapses that lack PSD-95
expression in the first hours after formation, are not capa-
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ble of stabilizing. The binding of PSD-95 to the postsynaptic
density occurs in an activity-dependent manner through the
Ca2+ signaling pathway. We take this as an indication that
synapses which lack PSD-95 are generally unstable. This hy-
pothesis allows us to form a link between synapse activation
and dendritic spine stability. Together with the observation,
that insufficient scaffold implies a lack of AMPAr in the post-
synaptic density, this allows us to formulate a model where
a single activity dependent variable determines pruning and
scilencing of a connection.
As Chistiakova et al. [2015] illustrate, homosynaptic plastic-
ity alone, would lead to saturation if the network is continu-
ously exposed to input and is continuously plastic. A straight-
forward mechanism to counter this problem is a homeostatic
weight normalization which introduces a competitive mecha-
nism that sustains a constant sum of weights, either in the local
neighbourhood of a dendrite, over the entire set of synapses
of a postsynaptic neuron [Royer and Pare´, 2003], or within a
population of neurons.
In biology, a great number of homeostatic mechanisms per-
form this adjustment of weights on different time-scales. For
instance, AMPAr are not tightly anchored but remain flexi-
ble on the cell membrane and free to diffuse if not bound by
scaffold proteins. This is especially true if the AMPAr are in-
tegrated into the cell membrane and not transported by active
transporter proteins. Maas et al. [Kappel et al., 2015] argue
that this effect could account for the noise in the efficacy of
the synapse as described by [Marder, 2011].
Taking the passive means of transport and imperfect scaf-
folding into account, a local competition between synapses for
receptors seems plausible for the implementation of a compet-
itive mechanism, where resources tend to be collected by those
synapses that receive maximal potentiation. Other synapses
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Figure 2.7:
Competition over receptors as a mechanism of subtractive normal-
ization
may lose resources due to a weaker scaffold so that as a net
effect, a dendritic compartment can be considered to contain
a local pool of available receptors. This view is supported by
the observation that in close neighbourhoods, dendritic spines’
growth was negatively correlated [Govindarajan et al., 2011].
This pool of resources like receptors, would be supplied as
new receptors enter the cell membrane external to the post-
synaptic density, as a result of activity dependent synthesis.
This form of long-term plasticity dependent on protein syn-
thesis occurs three hours or more after plasticity induction.
Under the assumption that the Ca2+ signaling pathway (and
with it long-term potentiation and depression), operates on a
slower timescale than the diffusion of receptors in the local
pool, the hypothesized competitive mechanism would imply
that the maximum number of receptors present in the dendrite
stays constant over short timescales. Competition between
potentiating synapses for the receptors unbound at the loss of
weaker synapses may form a type of weight normalization that
(averaged over time) has a homeostatic effect on the neurons
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firing frequency, as Butz et al. [Butz et al., 2009] argue.
In the biological reality, homeostatic effects such as the re-
source competition described above, do not take an immedi-
ate effect but occur in the hours after homosynaptic plasticity.
This fact was ignored in the attempt to implement the mech-
anism. Besides the postsynaptic competition over resources,
which we identify here as a means to counter the collaborative
co-activation of silent and mature synapses, certainly effects on
a microcircuit level, such as winner-take-all motifs that rely on
inhibitory interneurons could implement a similar behavior at
the cost of additional computational resources (i.e. neurons)
in hardware. Due to the lack of a physical dimension and
thus a lack of cell morphology in the present neuromorphic
hardware, an abstraction of the described mechanisms needs
to be made. In the algorithmic implementation, mechanisms
of active transport and CaMKII’s effect on the pool-size were
neglected. Instead, weight homeostasis was implemented un-
der the assumption of a fixed pool of AMPAr that does not
change in its capacity over time. The quantity of receptors
present is initialized as N · winit and is equally distributed
over all synapses present ni ∈ N (with N being the set of
present synapses). If the implemented weight resolution al-
lowed real-numbered values, potentiation of one weight would
cause depression in all others. The weights used have a lim-
ited resolution so that expressing the depression of neighbours
by
∆wij
N−1 would lead to rounding errors. As an alternative ap-
proach, that moreover saves clock-cycles, we reduce the n1..s
smallest weights on the postsynaptic neuron, each by a value
of one. Here the number of synapses | s | that are depressed, is
| s |= ∆wij . Similarly, the depression of a neuron (a negative
weight update ∆wij) causes the potentiation of the | s | largest
post-synaptic weights (see Figure 2.7). In the implementation
targeting neuromorphic hardware, where a fixed number of
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available synapses is one of the properties of the system, and
no cell-morphology exists, all synapses are considered direct
neighbours, so that instead of acting in the local neighbour-
hood, the pool described comprises the entire dendritic tree
and the implied weight homeostasis is performed over all in-
put weights of the neuron as a means of weight normalization.
The presented mechanisms exclude the role of astrocytes in
structural plasticity, although there is strong evidence of as-
trocytic contribution to synaptogenesis, and pruning [Chung
et al., 2015]. Thrombospondins, synaptogenic factors that are
expressed during the first postnatal weeks, as well as after in-
jury affect functional connectivity, by forming a signaling path-
way that interacts with the calcium channel subunit Cacna
2d1 on the neuron. Further evidence shows, interaction with
the postsynaptic adhesion protein neuroligin 1, that causes
the increase of synapse numbers in hippocampal neurons in
vitro. Importantly, also presynaptic effects on the vesicle re-
lease probability guided by astrocytic Cholesterol release, and
postsynaptic influences on AMPAr are observed, that highlight
astrocytes role in synaptic- and structural plasticity. Based
on these findings, alternate hypotheses for the above men-
tioned mechanisms that implement substractive weight nor-
malization, as well as pruning- and synaptogenesis could be
formulated to give a more detailed model of the involvement
of glial cells. This approach was not followed however, since
the primary aim in the present work, was the creation of an
computationally efficient model that optimizes resources for
the neuron-centric hardware at hand.
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2.6 Summary
The goal of the present review was the identification of mech-
anisms of synaptic plasticity and dendritic spine dynamics in
networks of biological neurons. For this analysis, we reviewed
the relevant literature and abstracted the reported findings
into computational primitives. In the following chapters, these
primitives are made use of in the development of algorithms
for activity-dependent structural plasticity, driven through a
Hebbian-like learning process. Here, a translation of principles
from the framework of biological networks to neuromorphic
networks was performed, with the consideration of differences
in environment and design in mind.
Table 2.1 summarizes the identified mechanisms that are
observed to have an impact on dendritic spine morphology,
synaptogenesis, and pruning of synapses. For the goal at hand,
we largely excluded trans-synaptic signaling mechanisms and
the presynaptic effects on axonal boutons from the review since
their implementation in a scenario with external presynaptic
event sources would be complex and resource intensive. The
only exception here is the introduction of a maximum ds of
postsynaptic destinations that a source is allowed to connect
to. Since the focus of interest for us was the study of mech-
anisms that occur in dissociated cell cultures that underwent
centrifuging to reduce the number of glial cells, the role of
astrocytes was excluded from this review of structural and
synaptic plasticity. Focusing on the mechanisms described al-
lowed us to gain deeper insights into the type of cultures that
form the subject of future work in MEA based biohybrids.
In the following chapter, the implementation of the computa-
tional primitives that we abstracted from biological observa-
tions is detailed.
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3The Neuromorphic Processor
with a Digital Co-Processor
The neuromorphic processor, on which we want to perform
structural reconfiguration of connectivity, provides an array
of unconnected neuron circuits, which communicate with an
external router, which implements the topology of the net-
work. This router takes topological information of the net-
work’s structure from an adjacency matrix in external mem-
ory. To create a suitable platform for the simulation of struc-
tural plasticity in a neuromorphic context, we created a digital
co-processor on an FPGA, which can access the topology of
the network and modify it through read and write operations
on the external memory. By monitoring incoming presynap-
tic activity, as well as outgoing stimuli to target neurons, the
co-processor is capable of executing a plasticity rule that de-
termines the structural strength and maturation stage of the
connection from the presynaptic to the postsynaptic neuron.
In the following, we first describe the overall neuromorphic
system and its components and subsequently focus on the de-
scription of the digital co-processor and the surrounding pro-
grammable System-on-Chip (pSoC). We also present a vali-
dation of the design applied to a toy-problem.
The structure of the neuromorphic system is layered in sev-
eral hierarchies that are aimed at enabling fast and flexible
development.
3 The Neuromorphic Processor with a Digital Co-Processor
At the lowest level, the ROLLS processor performs the bulk
of the computation involved in the emulation of spiking neu-
ral networks in the analog domain. The intermediate level is
formed by a pSoC implemented within an FPGA. The high-
est level of processing is performed on the host PC optionally
included in the system for forming interfaces to remote event
sources via the User Datagram Protocol (UDP) and for visu-
alization and post-processing, as well as event-generation and
preprocessing of conventional data streams. Figure 3.1 illus-
trates the different layers of the system.
Figure 3.1: Hierarchical organization of the created system
This chapter mainly focuses on the description of the digital
pSoC and its interaction with the main component of the sys-
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tem, the neuromorphic processor. In this context, the pSoC
fulfills several roles:
• Setting biases to tune the neuromorphic processor’s pa-
rameters
• Establishing topology by looking up event destinations
in the adjacency matrix in external memory
• Performing adaptive reconfiguration of topology
• Providing interfaces to external inputs via Universal Se-
rial Bus (USB)
• Execution of complex stimulation protocols with precise
timing (see appendix A.3)
The pSoC interfaces to the host computer providing a bridge
to interfacing partners via UDP by translating UDP Packets to
USB data and vice-versa. Data is made available to the pSoC
via USB by use of a Cypress Fx2 IC that communicates with
the FPGA through a First-In-First-Out (FiFo) interface for de-
velopment purposes, and a serial RS232 connection allows the
transmission of diagnostic data to the host PC. The firmware
of the Fx2 and the corresponding drivers were provided by
Daniel Fasnacht in previous work but customized to provide a
user-friendly event-transmission based on single words of 32bit
width that can hold identifiers, data, and time-stamps.
In the following, the different components of the neuromor-
phic system centered around the ROLLS chip are described,
and the communication protocol involved is outlined step by
step, following the flow of information from the neuromorphic
processor to the host computer.
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3.1 Analog Sub-Threshold Neuromorphic
Processors
When Carver Mead realized in the 1980s that both ion dynam-
ics across the cell membrane and carrier dynamics in tran-
sistors operating in the sub-threshold domain are following
Boltzmann statistics, a new design paradigm entered the field
of CMOS circuit design.
The underlying physical mechanisms of charge carrier trans-
port that characterize sub-threshold transistor operation (gate-
source voltage Vgs < 0.7V ) is diffusion. If the transistor is
operating in saturation (the voltage between source and drain
terminals Vds is larger than 4 × Ut), this diffusion can be as-
sumed to be unidirectional to give rise to a current Ids =
Ioe
κVg−Vs
UT across the transistor’s channel. Interestingly, this
behavior resembles those processes that are observed in the
transport of ions such as potassium, sodium, and chloride that
diffuse across the biological neuron’s membrane.
In both cases, diffusion gives rise to an exponential relation-
ship of current to trans-membrane or source-drain voltage.
The realization that biological systems and subthreshold
CMOS transistors in saturation share the same Boltzmann
statistics lead to the emergence of neuromorphic engineering
as a school of thought in analog circuit design, which aims to
reproduce the behavior of biological neurons and synapses by
operation in the subthreshold regime, to form information pro-
cessing architectures that are energy-efficient and biologically
inspired.
Subthreshold analog VLSI is well suited for the implemen-
tation of neuron models in hardware for two reasons. Firstly,
currents between the source and drain terminals in this oper-
ation domain are in the nano- to femto-Ampere range, which
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results in drastically reduced power consumption compared to
conventional digital electronics.
Secondly, the emulation of neuronal behavior also profits
from the nonlinear transistor properties that allow a straight-
forward biologically plausible implementation of neuron mod-
els with a small number of circuit elements. Neuron models
such as the adaptive exponential leaky integrate and fire model
by [Brette and Gerstner, 2005], are capable of displaying a rich
set of physiologically plausible behaviors in their description of
the neuron’s membrane voltage as a function of input current
and time. This family of models is suitable for implementa-
tion in subthreshold VLSI due to the small count of circuit
elements needed to emulate the model’s differential equations.
Similar to how biological neurons perform computation in
a local and analog fashion and transmit information digitally
through stereotypic action potentials, the action potentials of
neuromorphic neurons are propagated through the network of
circuits as ‘spikes’. In both cases, synaptic plasticity is used
to let the system learn and adapt.
The state-of-the-art approach to modeling neurons in ana-
log VLSI is illustrated in Figure 3.2, which points out the dif-
ferences in morphology between biological and neuromorphic
neural networks.
The ability to emulate spiking neural networks in an asyn-
chronous and parallel fashion opens several fields of appli-
cations in autonomous robotics and distributed sensor net-
works [Galluppi et al., 2014] [Milde et al., 2017]. Furthermore,
neuromorphic processors are capable of interacting seamlessly
with event-based sensors such as the dynamic vision sensor
(DVS) [Lichtsteiner et al., 2006] and dynamic audio sensor
(DAS) [Liu et al., 2010]. Here, an AER stream of ‘spikes’
can be processed by spiking networks for feature-extraction
and classification tasks in hardware. [Corradi and Indiveri,
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Figure 3.2:
Abstract comparison of a biological neuron with its neuromorphic
emulation. Nonlinear integration is performed by the neuron’s axon
hillock and its corresponding circuit equivalent. This component re-
ceives input EPSCs and IPSCs from the synapses that connect to it
via the dendrite. In the case of the neuromorphic emulation, inputs
to the synapses, as well as the neuron’s output action potential are
digital and encoded in the AER format.
2015a] [Boi et al., 2016] [Osswald et al., 2017]
Where the underlying characteristics allow an emulation,
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rather than a simulation of neuronal behavior in silicon, the
closeness to biological systems also imposes comparable com-
putation
-limiting constraints. These constraints include the vulnera-
bility to thermal noise and spatial mismatch in the layout of
the circuit due to manufacturing tolerances and therefore have
an effect on the performance of the circuit.
Neuromorphic engineers argue that the choice of designing
systems that are constrained in ways that are similar to biolog-
ical systems leads to solutions that are more biologically plau-
sible than abstract simulations and thus can provide insights
in computational neuroscience while featuring the energy effi-
ciency and fault-tolerance observed in biological systems.
A deviation from this philosophy is seen in the approach to
creating architectures of large numbers of interconnected neu-
ron circuits. Given the planar technology in IC design, it is
impossible to provide the same degree of connectivity of axons
and dendrites that three-dimensional biological population of
neurons feature if the design resembles direct one-to-one con-
nections between neuron circuits. Furthermore, the growth
processes and dynamic re-arrangements of network topology
observed in biology, are not implementable in hardware that
is static after the point of fabrication.
3.1.1 The ROLLS Neuromorphic Processor
The ROLLS, used in this thesis, is a neuromorphic full-custom
mixed-signal VLSI device with learning circuits that emulate
the biophysics of real spiking neurons, fabricated using a stan-
dard 6-metal 180nm CMOS process [Qiao et al., 2015]. It oc-
cupies an area of 51.4mm2 and has approximately 12.2 million
transistors.
This chip forms the core of the neuromorphic system which
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was created for developing algorithms that implement a form
of structural plasticity.
The ROLLS emulates 256 neurons that receive input from
a total of 133, 120 synapses of which 256 × 256 are learning
synapses and 256× 256 programmable synapses. Both arrays
of programmable Short-Term Plasticity (STP) and of Long-
Term Plasticity (LTP) synapse circuits are implemented. Both
synapse arrays consist of analog circuits, that can reproduce
biophysically realistic (short-term and long-term) synaptic dy-
namics, as well as digital circuits that can set and change reg-
isters which control for example network configuration settings
or programmable weights (see [Qiao et al., 2015] for a thorough
description and characterization of these circuits). A chip mi-
crograph of the fabricated device is shown in Figure 3.3
Figure 3.3:
Micrograph of the ROLLS processor silicon die, illustrating the ratio
of synapses to neurons and the respective chip real-estate necessary
The silicon neuron circuits implement a model of the adap-
tive exponential integrate-and-fire neuron [Livi and Indiveri,
2009] that has been shown to reproduce electrophysiological
recordings of real neurons [Rossant et al., 2010] [Brette and
Gerstner, 2005] accurately. All synaptic currents are inte-
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grated by low-power log-domain pulse integrator filters [Bar-
tolozzi and Indiveri, 2007] that can reproduce synaptic dynam-
ics with biologically plausible time-constants. An in-depth de-
scription and evaluation of the synapse circuits used can be
found in the Appendix (See A.3) Action potentials generated
by the neuron circuits are detected by asynchronous digital
circuits on the chip that transmit address-events to the out-
side. Address-Events received by the chip result in the stimu-
lation of neurons, or are used for reconfiguration of a synapse
or neuron (depending on the address). Model parameters for
manipulating both synapse and neuron circuit behavior are
applied as bias-voltages. These voltages are created by an on-
chip digital-to-analog converter, which is interfaced through
a custom serial protocol [Delbruck et al., 2010]. Peripheral
asynchronous Input/Output (I/O) logic circuits are used for
receiving input spikes and transmitting output spikes, using
the AER communication protocol.
In order to create arbitrary network topologies with large
numbers of neurons, the design choices made, balance bio-
logical plausibility with scalability in the target CMOS en-
vironment. The foundation of these approaches is the use of
bus communication, where shared communication lines replace
axon to dendrite connections. In this framework, the direct
communication of a neuron’s action potential is replaced by the
transmission of its identity to encode a spike ‘event’. Any of
N neurons transmit their identity n ∈ N , so that the number
of neurons determines the width of the bus dAER = dlog2(N)e.
Because of the asynchronous nature of communication in the
absence of a global clock, a handshake protocol negotiates data
transfer with the receiver. In the described AER of action po-
tentials, this handshake is four-phased, using a request signal,
driven from the transmitter side and a corresponding acknowl-
edge signal, driven by the receiver.
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Figure 3.4:
Flow-Diagram of the employed four-phase handshake in event-based
communication via parallel AER
When data is available, the transmitter sets the request Req
to a ‘high’ level. As Figure 3.4 illustrates, the receiver reacts to
a rising flank in the request Req by pulling the acknowledge
Ack to ‘high’ as well, as soon as the data is latched. This,
in turn, causes the Req to be dropped to ‘low’ again. The
handshake is ended by lowering the Ack again, the signal that
the receiver is ready for the next transmission [Deiss et al.,
1994].
Historically, the AER protocol used for event-based com-
munication with the processor was developed for one-to-one
communication between a source and a single destination, and
it is easy to see that AER forms a bottleneck when more com-
plex networks with one-to-many mappings are implemented.
In this scenario, large fan-out causes a substantial increase in
traffic.
Solutions to this problem range from time-sharing neurons
(TrueNorth, IBM [Merolla et al., 2014b]) to local routing and
global broadcasting (CxQuad [Indiveri et al., 2015]) to only
broadcasting [Bamford et al., 2010].
Besides posing a data-throughput problem, large fan-in and
fan-out in the topology of the network also make it necessary
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to provide a sufficient number of synapse circuits, but this re-
stricts scalability. This fact is illustrated by the ROLLS neu-
romorphic processor [Qiao et al., 2015]. Here, a central event
router, external to the IC, implements the topology of the net-
work according to a routing table which stores the network’s
adjacency matrix A. In order to support arbitrary topologies,
A, and the corresponding array of synapse circuits is laid out
with the dimensions N × N , where N is the number of neu-
ron circuits present. This design choice allows to potentially
connect every neuron with any other. Additionally, S×N ele-
ments are required to allow arbitrary connection of the network
to an input vector S. The choice to support dense connectiv-
ity implies that the number of synapses and routing memory
scales exponentially with the number of neurons. As is vis-
ible from the annotated micrograph of the ROLLS chip (see
Figure 3.3), this results in a layout, where most of the ICs
real-estate is used to implement synapse circuits.
At run-time, a spiking neural network’s adjacency matrix
typically remains structurally unchanged. In this structurally
static scenario, off-chip plasticity rules only change the ele-
ments values that store the weights of connections between a
minimum and a maximum value during learning. Biological as-
semblies of neuronal cells, however, undergo a constant modifi-
cation by synaptogenesis and destabilization of synapses. This
dynamic reconfiguration of the networks topology occurs not
only during development but also even in adult neuronal pop-
ulations. This structural re-arrangement allows the network
to limit fan-in and fan-out by avoiding functional connections
where they are unused.
The rationale behind the design of neuromorphic processors
such as ROLLS, that store their routing table in programmable
memory external to the chip, is to provide the network de-
signer with the ability to ‘wire’ the neurons in a user-friendly
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fashion, specific to the task at hand. This direct access, how-
ever, also opens up the possibility of reconfiguring the topol-
ogy of the network during run-time, an ability that is explored
throughout this thesis to explore adaptive reconfiguration of
the network’s topology.
Throughout this work, we made use of the Monsterboard
PCB (see Figure 3.5), designed by D. Sumislawaska, F. Cor-
radi, and N. Qiao. This solution interfaces the ROLLS neu-
romorphic processor with the Raggedstone Spartan6 FPGA
development board [Ltd., 2010] and provides various connec-
tors for monitoring and debugging chip performance.
Figure 3.5:
The Monsterboard as it was used throughout this project, provides
an interface between the FPGA board and the ROLLS neuromorphic
processor.
The platform uses the USB interface centered around a Cy-
press Fx2, developed by [Fasnacht, 2016].
For the purpose of interfacing the neuromorphic processor
with a host PC, as well as to create a platform that allows
the implementation of our structural plasticity rule within a
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neuromorphic system, we created a programmable System-on-
Chip (pSoC), which allows online configuration of the topol-
ogy of the network. The core of this system is formed by a
microprocessor architecture, implemented in the FPGA used,
as described below.
3.2 Programmable System on a Chip
- Overview
The entire pSoC is implemented in a XILINX SPARTAN6LX45t
FPGA on an Enterpoint Raggedstone 2 development board.
This particular board was chosen for its number of available
I/O pins, needed for the Parallel Address Event Representa-
tion (PAER) interfaces which form an interconnection with
the neuromorphic processor. Additionally, it features a 1Gbit
DDR3-Random Access Memory (RAM) used to store the topol-
ogy of the network in an adjacency matrix. This data is used
to route emitted source events to the specified target destina-
tion neurons.
The Xilinx Spartan 6 FPGA family is located at the lower
end of the manufacturer’s portfolio when it comes to resources
and pricing and is aimed at applications for consumer technol-
ogy and industrial automation. In the following, we show that
even such moderate devices are sufficient to host lightweight
pSoCs as part of neuromorphic systems. This line of devices
is optimized for comparably low power consumption while
featuring hardware memory controller blocks, and multiple
I/O banks that support various standards like LVTTL, LVC-
MOS33, etc. on 296 physical pins. The particular SPAR-
TAN6LX45t that is used in this project features 43661 logic
cells, 401Kb of distributed- and 2088Kb of block RAM. The
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central part of the pSoC that forms the architecture for com-
munication and processing of events, interfacing to the neu-
romorphic hardware, is formed by a soft processor, the hard-
ware description of a processor architecture that can be imple-
mented in FPGA. In this particular case a Xilinx microBlaze
Processor Intellectual Property (IP), an off-the-shelf IP core
from Xilinx [XIL, 2008], was used. The choice of this partic-
ular processor was made for its extensive documentation and
the well-established software toolkit for development and de-
bugging. The soft implementation was chosen over alternative
hard implementations which came to market in recent years,
such as the Zynq family of devices which include Advanced
RISC Machine (ARM) processors integrated beside an FPGA
on a single IC [XIL, 2017] due to its flexibility and reconfig-
urability. The Xilinx microBlaze IP is an FPGA-optimized 32-
bit Reduced Instruction Set Computer (RISC) processor that
stores data and instructions in local memory (Block RAM).
Nevertheless, the underlying architecture is Harvard since dif-
ferent address spaces are used. However, in the implementa-
tion at hand, part of the processor memory is located in the
Raggedstone’s DDR3 to save Block RAM resources. To aid
software development, the Xilinx Microprocessor Debug Mod-
ule (MDM) supports breakpoints and provides a Joint Test
Action Group (JTAG) interface, through which the Xilinx
System Debugger (XSDB) software can connect to the pro-
cessor for code execution at the individual instruction level.
As part of the Xilinx workflow, the Embedded Development
Kit (EDK) interacts with the tools described and presents a
single interface for pSoC design and synthesis. The Proces-
sor’s IP core is provided as a parameterizable netlist and can
be configured through the EDK. With the help of the soft-
ware development kit provided, C code can be compiled and
implemented in the bitstream that configures the FPGA. The
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compiler used here is a customization of the GNU Compiler
Collection (GCC). The Microprocessor Hardware Specifica-
tion (MHS) instantiates the pSoC’s components and specifies
their interconnections and the Microprocessor Software Speci-
fication (MSS) file. Xilinx Synthesis Technology (XST) is used
for the synthesis of the specified system.
The structure of the workflow enables developers without
a background in VLSI to comfortably design and debug algo-
rithms for plasticity rules and preprocessing of external event-
streams.
The microBlaze IP core is highly customizable, for instance
multipliers, dividers and floating point support can be enabled.
The processor’s instruction set architecture can optionally im-
plement multiplications and divisions in hardware, yielding a
latency of 3 clock cycles for multiplication operations and 34
clock cycles for division operations. [XIL, 2008]. In order to re-
duce resource utilization, these features were not made use of.
At maximum, the processor supports a clock-rate of 150MHz,
However to allow compatibility with the DDR3 RAM 100MHz
was chosen. The processors pipelined instruction management
allows execution of one instruction per cycle while subsequent
instructions are fetched and decoded in the same cycle. The
remaining majority of resources that are still available after
including the processor in the FPGA’s logic can be used to
implement peripheral digital circuitry.
3.3 Programmable System on Chip
- Architecture
In order to process data in real-time, the microBlaze processor
is used ‘bare-metal’ without an operating system that might
59
3 The Neuromorphic Processor with a Digital Co-Processor
introduce time-variant delays and would be resource inten-
sive. Approximately 1,656 of the available 6,822 slices avail-
able in the Spartan 6 (24%) are dedicated to the System-on-
Chip (SoC), so that further standalone digital circuits may be
run beside the SoC without interference.
On the software side, the code-repository that includes the
basic functionalities for interfacing the neuromorphic processor
is organized in a set of lower-level drivers for each peripheral
IP core and a higher level wrapper that aims to simplify the
usage of the drivers and provide functions to stimulate and set
specific synapses via PAER, program biases, etc.
Communication within the pSoC is established through an
AXI4 bus, an industry standard that allows easy integration
of off-the-shelf peripheral IP cores as well as custom cores to
expand the flexibility of the system with blocks such as spike-
train generators, etc. The AXI4 parallel interface supports
configurable bus widths and different modes of operation like
streaming of data and master-slave communication. AXI4 was
used as a processor-bus throughout the system to interconnect
the processor with the peripheral blocks at a bus speed of
100MHz. Apart from the primary interface bus, a second bus
interfaces to the DDR3 memory in a one-to-one connection
to reduce the amount of traffic on the interface bus and avoid
lower data rates. Here the bus-width used was 32bits to match
the processor’s register size.
Peripherals are designed in a modular fashion and can be
added in an application-specific manner, e.g., for incorporating
direct pAER sensor input. The processor can be used in both
a standalone configuration, where biases and stimulation are
applied automatically (e.g., for the use in autonomous robotic
agents) or as a bridge which parses input from a host PC
or pre-processes event-data before sending it to the host for
logging and visualization.
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Both use-cases were verified in several scenarios
• Interfacing of the RAMP chip for driving memristors
(bridge) [George et al., 2017]
• Synapse characterization (autonomous) [George and In-
diveri, 2016]
• Event-filtering application (autonomous) (see below)
• Interfacing the RAMP chip’s ADC (bridge) (Appendix A.5)
The main application in the present context is the execu-
tion of algorithms involved in activity dependent structural
plasticity. Here, the input event streams provided by the host
PC were generated to create controllable test-scenarios. In
contrast to regular SoCs, in the present setup the peripheral
blocks that interface to the main processor are described in
VHSIC Hardware Description Language (VHDL) and are thus
re-configurable and easily extendable to meet the requirements
posed by particular experimental setups. These peripherals
are split into two parts, a generic Advanced eXtensible Inter-
face (AXI)4 slave entity and the dedicated entity which gives
the peripheral its specific functionality and interacts with the
AXI4 slave over a FiFo interface.
The AXI4 slave entities are assigned base-addresses in the
address space, and their individual registers are addressable
by adding an offset to these base addresses.
Figure 3.6 details the organization of the address space used
in the system. The processor can interact with the peripherals
through pointers which are passed to drivers which are written
in C. The corresponding address-register is accessible by the
dedicated part of the peripheral.
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Figure 3.6:
Address map of the peripherals interacting with the MicroBlaze Pro-
cessor
Figure 3.7 is taken from the Xilinx EDK, visualizing the
various system components and their interconnections. The
same strategy of address-mapping is employed when using the
external DDR3 RAM: the system’s memory range is expanded
by the external RAM, and a certain address range is reserved
for addressing its contents. This way the user does not need to
know which specific type of memory is used unless a specific
memory range is targeted using a pointer offset.
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Figure 3.7:
Screenshot of the Xilinx Embedded Design Kit (EDK), detailing the
organization of peripherals in the pSoC.
VHDL entities peripheral to the microprocessor can trig-
ger interrupts of the length of one clock cycle, which trigger
an interrupt service routine in the processor’s code. In order
to interface with the asynchronous handshake used to com-
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municate between low-level VHDL entities and neuromorphic
ICs, an acknowledge signal is passed down from the AXI slave
to the peripheral and is there directly passed through to the
state-machine that interfaces to the next entity downstream,
see Figure 3.8.
Figure 3.8: Illustration of the implementation of the interrupt
Interrupt service routines can be used to process data in
an event-driven fashion. Alternatively, a periodic triggering
through a timer can be used to leave the main body of in-
structions and to set the program pointer to the beginning
of one of several interrupt service routines. Using interrupts
allows freeing up capacities for ongoing supervision of event-
streams and adaptive reconfiguration of the network topology
instead of polling for incoming events. The modular design
of the system features IP cores for providing an interface to
neuromorphic ICs following the Parallel Address Event Rep-
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resentation specification. Relative or absolute timestamps for
received events can be computed in the low-level VHDL to add
information which is necessary for synaptic plasticity schemes.
The temporal resolution for this is configurable to a maxi-
mum of 32bit with an accuracy of 2ns. The neuromorphic IC
contains integrated digital-to-analog converters for generating
bias voltages that serve to adjust parameters such as the re-
fractory period or spike threshold in the on-chip neurons and
synapses. To interface to this circuitry, a bridge from the AXI4
processor bus to the serial BiasGen protocol was implemented.
This bridge allows the initialization of biases from the proces-
sor as well as the simulation of neuromodulatory effects by,
for example, manipulating the leakage current supplied to the
neuron circuits.
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Figure 3.9:
Schematic overview of the programmable system-on-chip designed to
interact with the ROLLS neuromorphic processor and a host PC
Apart from application-specific components, an interface
from the processor to USB for the communication of input-
and output data to the system, and a controller for the ex-
ternal DDR3 RAM for storage of event-routing tables are also
provided (see Figure 3.9).
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3.4 The Host PC Interface
The interface for logging data and externally writing configu-
ration and stimulation data to the system is provided through
a Cypress Fx2 IC that was already used in previous work. To
make use of this interface within the frame of the present work,
the driver was extended to provide single-event output where
it previously was only possible to receive events buffered in
packets of a certain length. The driver is interfaced through
a set of C++ functions that can be embedded within Python.
In the Python level, stimulus generation or replay of logged
event-streams to the system, as well as logging and analysis
functions for the output from the system are implemented and
used in the verification described below and in later stages of
the project.
3.5 Application Example for the Co-Processor
Architecture
As an initial step in the development of the neuromorphic sys-
tem, a rudimentary core system consisting of the ‘soft’ im-
plementation of a processor in the backbone FPGA and a
minimum number of interfaces was developed with the aim of
establishing whether the pSoC approach was capable of per-
forming the computation involved in later activity dependent
structural plasticity algorithms in the limited time between
incoming events, and to establish whether the necessary fun-
damental building blocks such as the support for multiple in-
terrupt instances was available to the necessary degree.
To serve as a toy problem, a 128×128pixel DVS [Lichtsteiner
et al., 2006] was used as an event source for the pSoC. The
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DVS provides an address event if a positive or negative change
in light-intensity is detected in a pixel, and thus performs as
an asynchronous vision sensor, as distinct from a conventional
frame-based video camera. The task selected was to create an
on-line filtering mechanism that suppresses background noise
in the sensor’s event stream.
Since the same parallel AER interface is used that is also
implemented in the ROLLS neuromorphic processor, the DVS
here forms a substitute event source that is easy to control via
the visual stimuli provided.
The goal of this evaluation experiment was to verify that
the soft processor architecture and the bus architecture im-
plemented are capable of processing incoming events at high
rates, in real-time.
The detection and suppression of spontaneous firing in the
DVS sensor-array was selected as a computational task. The
stimulus in this case was a toy racing car game where a model
car is traveling on a fixed trajectory and generates events as
contrast changes are produced by the motion of the car.
To reliably suppress events that are sent from continuously
active ‘hot’ pixels in the sensor array, a center of mass for
events that occur in a time window was computed. Suppres-
sion of events is performed as a function of the distance to
this center of mass from the cluster of events. Since the time
window is implemented as a sliding window, the overall al-
gorithm can still be considered event-based and all the com-
putations involved are performed in the inter-spike interval
between incoming stimuli. The Raggedstone board’s DDR3
Static Random Access Memory (SRAM) serves to provide the
necessary memory resources involved in the filtering opera-
tion. After the filtering stage, residual events are transmitted
to a host PC via a USB-interface, together with relative times-
tamps which allow the reconstruction of the event-stream for
68
3.5 Application Example for the Co-Processor Architecture
visualization. All the components that were developed for the
system including interrupt controllers, drivers, event-handling
state-machines, and internal bus-interfaces, were re-used in
later stages of the project.
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Figure 3.10:
a) Race track with DVS above, connected to the pSoC; b) Unfiltered
event input as 2d histogram (normalized); c) Normalized histogram
of recorded events after filtering
As Figure 3.10 shows, ‘hot’ pixels are successfully suppressed
after the filter learned the race-track in the sensor’s field of vi-
sion by clustering spatially correlated events. In the second
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step, the distance of any new event to the center of the cluster
was computed, and events were discarded if they were too spa-
tially distant from the center of activity. Thirdly, a new center
of activity is computed, incorporating the new event. Doing
so requires the triggering of an interrupt on the request from
the DVS and performing the filtering operation that updates
the DDR3 memory of the system.
3.6 Summary
In summary, with the help of a toy problem, we demonstrate
the pSoC architecture described above. The system provides
a flexible and user-friendly solution for the implementation of
event-based algorithms close to the neuromorphic hardware
to which it is interfaced. Through the use of parallel buses,
the bandwidth bottleneck is circumvented, and processing is
performed in a way that supports standalone systems and
robotic applications without a host computer. Choosing for
a soft implementation of a microprocessor within the FPGA
increases the number of possible use-cases because the system
can be configured to an almost arbitrary extent, only limited
by the FPGA’s resources. This system provides the target
architecture for the development of structural plasticity algo-
rithms that dynamically adapt network topology to the stim-
ulus statistics presented to the neuromorphic processor.
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4Modeling Activity Dependent
Structural Plasticity
In our aim to create a model of structural plasticity in a neuro-
morphic system, the choice of a deterministic model is benefi-
cial, since it allows the setting of hard limits on the fan-out and
fan-in of the neurons involved. This makes it possible to keep
the network’s adjacency matrix A, which encodes the topol-
ogy of the network, constantly sparse, even as the network
undergoes learning. This sparsity makes A compressible to
save memory resources in off-chip routing. A stochastic model
that relies on imposing activity independent probabilities for
synaptogenesis and synapse pruning would not allow the main-
tenance of a constant number of synapses at any given time.
Using structural plasticity promises to lift the scalability con-
straints which come with the number of synapses which need
to be implemented in hardware. Future chip generations may
implement larger numbers of neurons N with fewer synapses
than N×N where the network reconfigures itself during train-
ing to place connections where necessary.
Structural plasticity is also capable of reducing the commu-
nication bottleneck over the shared parallel AER bus. This
bottleneck is a result of the necessity of connecting neuromor-
phic neurons to one another through event routers to create
a network. Use of shared buses for event communication im-
plies an increase in traffic as the connectivity in the network
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increases with the network’s size. A centralized routing with
a single router that implements the entire network’s topol-
ogy results in a large amount of traffic where a single source
event is causing the transmission of several destination events
targeted at postsynaptic neurons when it is performed in a
point-to-point fashion.
In previous work, attempts at imposing fan-out constraints
to the neurons and use of special broadcasting-events have
been made by several authors to approach this problem. The
introduction of hierarchical routing as used by [Merolla et al.,
2014a], [Indiveri et al., 2016] provides a solution by introduc-
ing the notion of local broadcasts within subpopulations of
neurons. Destination neurons share the same destination ad-
dress, and a single event can be used to stimulate a popula-
tion. A more extreme case is presented in [Bamford et al.,
2010] where one-to-one communication with neuron-specific
destination addresses is completely replaced with broadcast
events. In this work, the individual synapses are programmed
in hardware to accept or ignore these events. In this way, arbi-
trary fan-outs can be realized. The downside of this approach
is that memory has to be introduced locally at the synapse
circuit, to store the source identifiers (IDs) it is to respond to.
Similar to the outlined approach, restrictions in both fan-in
and fan-out can be implemented through structural plasticity
rules, with the advantage of bringing an aspect of biological
plausibility into neuromorphic systems at the network-level.
This would allow reducing the amount of engineering that
has to be performed prior to runtime in setting connections.
Rather, the network would self-organize in an unsupervised
fashion to accommodate the restricted number of connections
in the most optimal fashion.
Another implementation that focuses on neuromorphic hard-
ware is presented by Hussain et al. [2013]. Here, the neuro-
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morphic neuron’s synaptic inputs are grouped into dendritic
branches that exhibit nonlinear activation. The authors imple-
ment a classifier that iteratively prunes the weakest synapses
from one set of connections and replaces them with better-
performing members of a second, randomly chosen ‘silent’ set.
This replacement is performed locally on the dendritic branch.
The result of this operation is quantified by the error metric of
the classification and re-location is repeated if no performance
increase is observed.
In other related work, Deger et al. [2016] introduce struc-
tural plasticity to explain the biological evidence for the bi-
modal distribution of multi-contact synapses between pairs of
neurons. Spiess et al. [2016] also show the de-noising and
compressing effects that structural plasticity has in large-scale
networks.
From the literature review in Chapter 2, it became clear
that long-term synaptic plasticity and structural plasticity are
strongly interdependent due to the role of the CaMKII signal-
ing pathway that mediates both morphological changes and
changes in synaptic efficacy.
For this reason, in this project, we made the choice to base
the structural re-configuration rule on a model of synaptic
plasticity that captures changes in efficacy, and to extend this
model to be capable of displaying activity dependent changes
in spine motility and synaptogenesis. Contrasting this focus on
the links between the mechanisms for structural- and synap-
tic plasticity, a different approach is given by Butz and van
Ooyen [2013]. Here, the authors take the firing activity as a
regulator of the synaptogenesis-rate. In the case that the neu-
rons firing rate falls below a threshold, triggers synaptogenesis
both on dendritic spines and axonal boutons. The presence of
both bouton and spine on a connection triggers the insertion
of a synapse in this model, independent of activity. This ap-
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proach was not further investigated as a potential candidate
for the implementation in neuromorphic hardware, due to the
lack of an explanation on how such rule could be implemented
in biology. Moreover, the taken approach of coupling the pro-
cesses of synaptogenesis to a hebbian mechanism allows us
to benefit from the functional implications of our model, dis-
cussed in Spiess et al. Specifically, the algorithm is based on a
discrete implementation of spike-timing-dependent plasticity,
which modifies ‘virtual’ weights of the connections between a
population of input sources and postsynaptic neurons. These
weights have no functional impact and should be interpreted
as an indicator of the stability of a synapse, rather than of its
efficacy. The dendritic spine dynamics that are summarized
in Figure 4.1 are implemented as edge-cases of this plasticity
rule.
Figure 4.1:
In the following, we destinguish between potential, silent and mature
synapses to capture spine synamics. The transition between these
states are called synaptogenesis, pruning, silencing and unsilencing,
in the following.
As the weight of a given connection undergoes modification,
its value is compared to a threshold θstate. As soon as synaptic
plasticity depresses the connection’s weight wij + ∆w < θstate,
its status changes to ‘silent’, in accordance with the observed
activity dependent changes in spine morphology, described
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Figure 4.2:
Left: Pseudo-code for the structural plasticity algorithm; Right: Ex-
ample of pruning behavior
in the previous chapter. Silent connections are in a desta-
bilized state and get pruned after a fixed time window has
passed, unless the weight recovers to wij + ∆w >= θstate
(see Figure 4.2) as observed in the destabilization of biolog-
ical synapses through the reduction of PSD-95. Connections
that do not recover by the end of the time-window are pruned.
Since there are a constant number of connections available,
pruning leads to the creation of a new contact to the same
postsynaptic neuron, automatically. This contact is used to
send events to the previously freed up synapse circuit on chip.
In this way, a constant small number of connections is main-
tained throughout run-time. New connections are placed ran-
domly, following a Gaussian distribution centered around the
connection with the largest weight on the postsynaptic neuron.
The newly connected synapse is initialized with a small weight
so that the probability of depression below θstate and conse-
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quent pruning is high. Newly placed synapses are therefore
tested for their usability shortly after instantiation.
4.1 Applying the Computational Paradigms
Identified
A translational step was necessary for the application of the
identified paradigms. Where biological networks reduce the
number of synapses used due to resource considerations, neu-
romorphic systems come with a fixed upper limit of possible
connections that are achievable due to the hardwired number
of circuit instances present in the processor at hand. Instead
of growing new connections, the way the synapse circuits are
interfaced is changed. Conceptually, this process can be de-
scribed as modifying the connectivity of the presynaptic termi-
nal to a given external or internal source, where the synapse
circuit remains associated with the postsynaptic neuron. In
the following, the term connection is used for the elements
of the adjacency matrix, while synapse refers to the physical
circuit which provides input to the neuron.
As detailed in previous sections, the environment in which
the dynamic reconfiguration of connectivity is taking place
consists of a processor architecture with a limited system clock
frequency and limited memory resources. As outlined in Chap-
ter 2, the majority of the allocated memory is dedicated to
storing the adjacency matrix, according to which, a routing of
source events to destination neurons is performed. The follow-
ing introduces an algorithm that dynamically selects sources
for a specified number of neurons being emulated by the ROLLS
neuromorphic processor [Qiao et al., 2015].
Figure 4.2 illustrates a coarse overview of the system and
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its high-level functions. These are described in detail below.
4.1.1 Initialization Prior to Run-Time
Prior to execution of the algorithm at network run-time, the
weight matrix is initialized in uniformly random fashion under
the user-provided sparsity constraints, so that a small num-
ber of sources s ⊂ S of the overall available event sources
is connected to destination neurons n ⊂ N . In a neuromor-
phic context, the allowed number of postsynaptic terminals
per neuron, its fan-in dn, is the limiting factor. ds denotes the
fan-out of a given source. In the application of the algorithm
introduced for source selection, it is beneficial to introduce a
limit to ds since limiting this measure acts as a regularizer that
prevents strong preference of some sources over others.
Taking both degrees into consideration, the sparsity of the
corresponding topology, stored in its adjacency matrix A can
be expressed as ψA =
ds·dn
|N |·|S| . Throughout the following, | · |
denotes the number of elements in a set, abs(·) denotes the
absolute value of a signed variable.
To hold the user-defined constraints, an instance of the ‘ex-
act cover’ problem, the outlined algorithm, a variation of Knuth’s
Algorithm X [Knuth, 2000], performs random weight alloca-
tion wij ∈ [0, winit]; i ∈ [0, .., | S | −1] and j ∈ [0, .., | N | −1]
as outlined in the following (see Algorithm 1).
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Algorithm 1: Adjacency initialization
Data: | S |; | N |; dn;
Result: Randomly initialized matrix Adn×|N |
1 for n = 0 to | N |
/* Find 64 unique random sources from
LFSR32 */
2 im = 0
3 For in = 0 to (in =| S | −1) ∧ (im = dn − 1)
4 rn =| S | −in
5 rm = dn − im
6 if rand()%rn < rm then
7 found pre[im+ +] = in+ 1
8 end
9 end
/* find 64 UNIQUE random numbers from
LFSR32 for post */
10 im = 0
11 For in = 0 to (in =| S | −1) ∧ (im = dn − 1)
12 rn =| S | −in
13 rm = dn − im
14 if rand()%rn < rm then
15 found post[im+ +] = in+ 1
16 end
17 end
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19
/* remove ascending order */
20 for i = 0; i < dn; + + i do
21 randIdx = rand()%dn;
22 t = found pre[i];
23 found pre[i] = found pre[randIdx];
24 found pre[randIdx] = t;
25 t2 = found post[i];
26 found post[i] = found post[randIdx];
27 found post[randIdx] = t2;
28 end
/* place synapses according to generated
pre-post pairings */
29 for nn = 0;nn < dn;nn+ + do
30 randpre = found pre[nn];
31 randpost = found post[nn];
32 synapse.state = mature
33 synapse.pre = randpre
34 synapse.post = randpost
35 synapse.w = W init
36 synapse.idx = nn
37 matrix W ← synapse
38 boutons per source[synapse.pre] + +
39 end
40 end
In this context, rand() is a random number generator based
on a 32 bit Linear Feedback Shift Register (LFSR) with taps
at bits 32, 16, 3 and 2 that was implemented by hand to make
it available on the processor platform. In future work, ran-
dom number generation could be outsourced to a dedicated
peripheral IP-core.
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Figure 4.3:
Data structure used in the microprocessor implementation of activity
dependent structural plasticity.
As Algorithm 1 illustrates, the first step is to generate dn
unique random pairs of source and destination identifiers for
any given postsynaptic neuron. These first are generated in
ascending order, after which they are shuﬄed randomly and
finally included in the data structure.
To reduce time to convergence to an expected connectivity,
all connections are initialized as mature with the minimum
weight of 1.
Furthermore, memory for the STDP and timeout shift-registers
is allocated and initialized with a ‘magic’ word interpreted as
an empty entry.
The data structure used for storing the sparse adjacency
matrix is an array of 32bit unsigned integers, where a single
entry stores the state, source, target synapse ID and weight of
the connection, see Figure 4.3.
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The rationale behind explicitly specifying the synapse ID
was that in this fashion maximally matched or mismatched
synapses can be used. In future work, the methodology for
synapse characterization in Appendix A.3 may be used for
the choosing of synapses with different characteristics, induced
by mismatch. This step would allow morphological effects to
be represented by selecting differently behaving synapses for
apical and distal connections.
Support functions for reading and writing to the data struc-
ture increase usability by unpacking the 32bit data into dis-
crete variables within a struct.
In total, the use of a dense representation of the sparse
connectivity allows a decrease of the memory used from |
S | × | N | ×(log2dWmaxe + 4)bits down to dn× | N |
×(log2dWmaxe + 4)bit The downside of this scheme is, how-
ever, that for routing purposes, an exhaustive search for the
source information within the matrix has to be performed. So,
to address this issue, a second matrix of dimensions | S | ×dn
is introduced that maps source to destination. Every of the
dn elements per source stores one destination neuron address.
An evaluation of the impact of this design consideration is
presented in Chapter 5.
4.1.2 Implementation of Spike-Timing-Dependent
Plasticity
Rules such as the one proposed by Fusi [Brader et al., 2007]
allow the implementation of plastic synapses in neuromorphic
hardware because of their ability to be represented by bistable
circuits that store the synaptic memory. This makes more
power intensive alternatives for long-term memory, such as
floating gates, unnecessary. Here, the update magnitude and
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polarity of the weight update depend only on the state of the
post-synaptic neuron, measured at the time of arrival of a new
pre-synaptic spike. A general approach for implementing this
type of synaptic plasticity, using memristor crossbar arrays,
was described in [Mostafa et al., 2016] and [George et al., 2017].
Let s(t) be a vector denoting the state variables in the post-
synaptic neuron at time t. At a pre-synaptic spike at tpre, the
synaptic weight X is updated according to:
X← X + r(s(tpre)) (4.1)
where r is a function that yields the synaptic weight increment
or decrement as a function of the post-synaptic neuron’s state.
The neuron’s state variables that are relevant to the plas-
ticity rule are s(t) := (Vmem(t), C(t)) where Vmem(t) is the
membrane potential and C(t) models the intra-cellular cal-
cium concentration [Brader et al., 2007] described by the fol-
lowing equations (see [Mostafa et al., 2016] for reference and
description of the implementation in hardware):
dC(t)
dt
= − 1
τC
C(t) + JC
∑
i
δ(t− ti) (4.2)
where JC and τC are the magnitude of the calcium influx dur-
ing each spike and the time constant respectively, and ti is
the time of the ith spike emitted by the neuron. The synaptic
weight update function r (see Eq. 4.1) is given by:
r(s(t)) =

a if Vmem(t) > θV and θ
l
up < C(t) < θ
h
up
−b if Vmem(t) ≤ θV and θldown < C(t) < θhdown
0 otherwise
(4.3)
Where θV , θ
l
up, θ
h
up, θ
l
down, and θ
h
down are the parameters of the
plasticity rule and a and b are positive constants (see [Mostafa
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et al., 2015] for more details regarding the plasticity rule or [Chicca
et al., 2014] [Noack et al., 2015] for CMOS implementations).
According to Eq. 4.3, the neuron can be in one of three plas-
ticity states: the potentiation state, the depression state, or
the neutral state. The neuron’s plasticity state determines
whether afferent synaptic weights will be potentiated, depressed,
or left unchanged when a pre-synaptic spike arrives.
Although the neuromorphic processor we use in this project
supports this behavior, we focus on a more conventional im-
plementation of synaptic plasticity in a digital processor archi-
tecture. This decision was made on the basis that the primary
purpose here, is the driving of structural reconfigurations in
the routing of sources. In fact, the digital synaptic plasticity
implementation we present has no direct impact on the elicited
EPSC amplitude, rather, the computed weight is ‘virtual’, and
its purpose is to determine which synapse to connect to which
source of events.
The algorithm which updates the weight of a connection in
a spike-timing dependent way is given in this section (see Al-
gorithm 2). The synaptic weight here is a cumulative measure
that combines quantal size, vesicle release probability, num-
ber of AMPA receptors in the Postsynaptic Density (PSD)
and their conductivity to represent the ‘virtual’ synapses ef-
ficacy. Weight updates are triggered both by periodic timer-
events and by incoming address events. In the triggering of
a timer-event, a ‘magic’ value that represents the absence of
an event at the current time step is given as an argument to
the algorithm. The triggering of the PAER Interrupt Service
Routine (ISR) causes the event passed to be flagged as ‘post-
synaptic’ by setting a bit outside of the address range of the
neuron population. This allows later disambiguation of pre-
and post events within the plasticity rule. Presynaptic events
from other interfaces, e.g., the USB-peripheral are directly for-
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warded to the algorithm. The weight update rule is closely
related to the commonly used STDP formulation by Song and
others [Abbott et al., 2000]. The version implemented is based
on a Shift Register (Shift Register (SR)) that performs a win-
dowed function on the event-stream. As a new address event
or timer event enters the SR on the first position, all other
elements are advanced by one position.
As Figure 4.4 illustrates, whenever a new event enters the
SR, all entries are analyzed with respect to the center element.
The notion of time is encoded in the position of the elements
in the SR. If the neuron ID which is currently in the cen-
ter position of the SR is flagged as a postsynaptic event, the
adjacency matrix is used to search for presynaptic partners
that are present in the SR. The weight update on a synap-
tic connection which is mature depends on the position of the
presynaptic activation in the SR relative to the center-event
in the center position of the SR. Depending on whether the
presynaptic activation happened before or after the postsy-
naptic event, LTD or LTP is applied. Figure 4.4 illustrates
the SR implementation of synaptic plasticity that causes LTP
and LTD.
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Figure 4.4:
Shift register implementation of synaptic plasticity. The notion of
time is implemented through the shift-operation, driven by requests
from the event source or by a timer, that advance the SR periodically.
In this illustration, the events i and j entered the SR on its first
position and get shifted one position further as either timer-events
or address-events advance the SR. Given that a mature synapse with
a weight wij exists between i and j, a weight update is performed as
soon as i reached the center position of the SR. The distance of the
events in the SR determines the weight update, by determining the
address in the plasticity lookup-table that stores the appropriate ∆w.
As the SR is advanced further, and j takes the center position of the
SR, a depression of the weight wji is performed. However, given the
imposed sparseness of the networks adjacency, it is unlikely to find
a situation where both synapses are in a mature state
Since the temporal difference in spikes ∆t = tpost − tpre is
heavily discretized by this implementation, and furthermore,
the weight resolution is limited to 8bit due to memory con-
straints, a look-up table serves as a reference to determine the
weight update.
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Algorithm 2: Synaptic plasticity
Data: evt : { source event; pre-/post-synaptic or timer
event}
Result: void
/* Update the plasticity SR */
1 plasticity sr center = len plasticity sr2
2 for i = 1 to len plasticity sr − 1
3 plasticity sr[i]← plasticity sr[i− 1]
4 plasticity sr[0]← evt
/* Compute weight update */
5 if plasticity sr[plasticity sr center] is postsynaptic
6 for l = 0 to len plasticity sr − 1
7 if plasticity sr[l] is presynaptic
/* Read synapse struct from weight
matrix, see Figure 4.3 for
reference */
8 synapse = find synapse(plasticity sr[l], ...
9 plasticity sr[plasticity sr center])
10 if synapse.state = ‘mature′
11 wnew temp =
stdp weights[l] + synapse.w
12 if l < plasticity sr center then
13 if wnew temp > 0 then
14 wnew = synapse.w
15 WeightHomeostasis(·,∆w =
stdp weights[l], selector = 0)
16 timeout sr[0] ← empty
17 else
18 wnew = 0
19 silence mature synapse(·)
20 end
88
4.1 Applying the Computational Paradigms Identified
21
22
23
24
25 else if l > plasticity sr center then
26 if wnew temp >= maxW then
27 wnew = maxW
28 WeightHomeostasis(synapse,∆w =
maxW −
(int)synapse.w, selector = 1)
29 timeout sr[0]← empty
30 else
31 wnew = wnew temp
32 WeightHomeostasis(synapse,∆w =
stdp weights[l], selector = 1)
33 timeout sr[0]← empty
34 end
35 end
36 synapse.w = wnew
37 if wnew > last Wmax[synapse.pre]
then
38 max pre[plasticity sr[plasticity sr center]] =
synapse.pre
39 last Wmax[plasticity sr[plasticity sr center]] =
wnew
40 end
41 matrix W ← synapse
42 end
43 end
44 end
45 end
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4.1.3 Boundary Cases
With the synaptic plasticity rule outlined above (see Algo-
rithm 2) as the driving mechanisms for morphological changes
in the dendritic spine, upper and lower limits to the connec-
tion weight form hard boundaries. The lower bound prevents
the case Wi,j + ∆W <= 0 and implements the threshold be-
low which the synapse is destabilized. Synapses with a virtual
weight of zero change their status to ‘silent’ and enter a second
shift register timeout-window SR where they are no longer sub-
ject to synaptic plasticity but may be co-activated with mature
neighbors. The upper bound Wmax prevents memory over-
flow. The conditional If wnew > last Wmax[synapse.pre] in
algorithm 2 provides a resource efficient way of detecting the
position of the maximum weight on the postsynaptic neuron.
This position determines where to perform synaptogenesis (see
Section 4.1.6 ).
4.1.4 Timeout Window Implementation
A second shift register is used to implement the evaluation pe-
riod after which a silent synapse is pruned, and a new one is
instantiated instead (see Algorithm 3). The information en-
tered into each register is the neuron address (the column in
W ) and the synapse index (the row in W ).
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Algorithm 3: Timeout window update procedure
Data: neuron, synapse
Result: void
/* Update the plasticity SR */
1 last = timeout sr[timeout window len− 1] for
i = 1 to timeout window len− 1 do
2 timeout sr[i]← timeout sr[i− 1]
3 if neuron 6= empty then
4 new ← (neuron, synapse.idx)
5 else
6 new = empty
7 if i = 0 then
8 timeout sr[0] = new
9 else
10 timeout sr[0] = empty
11 i+ +
12 if last 6= empty then
13 last synapse =
read post neuron(last.idx, last.neuron)
14 switch silent synapse(last.neuron, last synapse)
4.1.5 Synaptogenesis
In the neuromorphic environment, with its fixed number of
synapses, our implementation of the pruning of a silent synapse
causes the direct instantiation of a new synapse. Synaptoge-
nesis is implemented by choosing a new presynaptic partner
and reusing the synapse circuit made available by the pruning
operation (see Algorithm 4).
Here, a potential target location is chosen on the same post-
synaptic neuron that a synapse was pruned from. This choice
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is performed by locating the maximum weight and taking the
center of a normal distribution from which candidates are
drawn such that the probability of locating a new synapse
close to a center of activity is larger than that of the use of a
more ‘remote’ location. The notion of space here is arguably
vague since we make use of point neurons that do not im-
plement multiple compartments in their neurites or even the
cable equations that would model the propagation of poten-
tials within the intracellular medium. Nevertheless, given that
the presented sources are structured, and there is a function
describing these sources activity as dependent on their identity
(or location to maintain the analogy to physical space), the in-
stantiation strategy described leads to faster convergence to an
ideal source selection than a purely random approach. In this
process, centers of activity, expressed in large weights, are used
as an indicator of where to efficiently place new synapses. As
with other parts of the overall algorithm, this allocation could
be performed by drawing from globally available information,
however, to not loose biological plausibility, the imposed con-
straint in the design of the routine was the operation on locally
available information on the postsynaptic neuron.
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Algorithm 4: Switch silent synapse procedure
Data: neuron, synapse
Result: void
1 repeat
2 if max pre[neuron] 6= empty then
3 new pre = rand(normal, µ =
max pre[neuron])
4 else
5 new pre = rand(normal, µ = 512)
6 if boutons per source[new pre] ≥ ds then
7 break
8 else
9 for i = 0 to dn − 1 do
10 if W [i][neuron].pre = new pre then
11 break
12 until new pre not in use;
13 boutons per source[synapse.pre]−−
14 boutons per source[new pre] + +
15 new synapse = synapse
16 new synapse.pre = new pre
17 new synapse.w = 1
18 new synapse.state = mature
19 matrix W ← (neuron, new synapse)
In the generation of normal distributions we exploit the cen-
tral limit theorem by averaging over a number of uniformly
distributed random numbers from an linear-feedback shift reg-
ister (LFSR). The uniform source distribution shows a stan-
dard deviation of σuniform =
b−a√
12
. By averaging over N = 4
samples from this, we acquire samples that show a standard
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deviation of σnormal =
σuniform√
N
. Generating four uniform sam-
ples in the range a = 0 to b = 1023, the resulting standard
deviation is σnormal ≈ 147. In order to regulate the winner-
take-all like behavior of the algorithm and to prevent synapses
from being exclusively assigned to sources with maximal con-
nection weight, the upper bound ds regulates the fan-out of
every source. This bound is enforced through the routine that
instantiates new synapses. This routine is executed whenever
a silent synapse is kept within the destabilization time-window
SR until it reaches the last position, without being recovered
by co-activation with a mature connection to the same post-
synaptic partner.
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4.1.6 Silencing and Unsilencing Synapses
The only mechanism capable of advancing the maturation of
a silent synapse is its co-activation with a mature synapse. To
implement this, on every execution of the synaptic plasticity
routine, a search for co-activated silent synapses is performed
and the results are removed from the timeout SR. This process
is illustrated in figure 4.5
Figure 4.5:
Co-activation mechanism, implemented in the timeout shift register.
Given a topology where a mature connection from neuron i to neuron
j has a silent neighbor (k to j) (top right corner), an activation of
neuron j causes the unsilencing of wkj
The co-activation of silent neighbors (those that contain
only NMDA receptors and are thus not subject to the reg-
ular STDP) is triggered by comparing a current postsynaptic
event to all entries of the timeout SR. In the case that there
is an entry signifying that the same postsynaptic neuron con-
tains silent synapses, these synapses are recovered. Using this
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strategy, synaptic co-activation of silent synapses (i.e., those
that contain only NMDA receptors and are thus not subject to
the regular STDP) with their mature counterparts is enabled.
The pseudocode equivalent of this procedure is given in 5.
Algorithm 5: Synaptic co-activation of silent synapses
Data: neuron, synapse
Result: void
1 if event is post synaptic then
2 for i = 0 to | timeout window | −1 do
3 timeout post← timeout windowi
4 if timeout post = evt ∧ evt 6= empty then
5 synapseidx ← timeout windowi
6 timeout pre←W [synapseidx][timeout post]
7 unsilence silent synapse
Unsilencing the synapse implies a change in synaptic weight,
which is compensated for by calling the weight homeostasis
routine. The synapse’s state is also changed to ‘mature’ (see
Algorithm 6).
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Algorithm 6: Synapse unsilencing procedure
Data: pre, neuron, timeout window idx
Result: void
1 for idx = 0 to dn − 1 do
2 synapse = read post neuron(idx, neuron)
3 if (synapse.pre = pre) ∧ (synapse.state = silent)
then
4 target synapse = synapse
5 if synapse.state = mature then
6 mature count+ +
7 if mature count < dn − 1 then
8 target synapse.state = mature
9 target synapse.w = w init
10 matrix W ← synapse
11 timeout window[timeout window idx] = empty
12 WeightHomeostasis(·, selector = 1)
13 silent tot−−
Silencing a synapse (mature → silent) calls weight home-
ostasis for compensation, however, in the case of silencing the
synapse, the row information is passed to the routine within
the synapse struct and there is no need to perform a search
(see Algorithm 7).
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Algorithm 7: Synapse silencing procedure
Data: neuron, synapse
Result: void
1 synapse.state = silent
2 synapse.w = 0
3 WeightHomeostasis(·, selector = 0)
4 timeout sr[0]← (neuron, synapse)
5 matrix W ← synapse
6 silent tot+ +
The advantage of the described procedure over straightforward
subtractive normalization by computing a value that is sub-
tracted or added to all the weights of the postsynaptic neuron
w0,..,dn−1|j = w0,..,dn−1|j±∆wi,jdn , is that following the process of
depression or potentiation of maxima or minima, low resolu-
tion single precision weights can be used to maintain a constant
sum of weights on the postsynaptic neuron.
4.1.7 Homeostatic Weight Normalization
To implement the postsynaptic competition over resources iden-
tified in the previous chapter, a separate function implements
a form of homeostasis in that the total sum of all weights on a
given neuron is kept fixed. This function was designed to both
serve the purpose of increasing synapse turnover and to im-
plement a winner-take-all strategy that prefers those sources
which receive maximal potentiation over those that remain in-
active or contradictory to the postsynaptic activation. With
different aims, others have implemented such a mechanism by
a normalization of weights. Instead, the outlined algorithm
depresses all minimum weights | ∆W | of the dendrite by
a fixed amount ∆Whomeo = 1 whenever a potentiation ∆W
takes place. Likewise, in the case of depression by ∆W , the
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| ∆W | maximum weights are potentiated by δWhomeo = 1
(see Figure 4.6).
Figure 4.6:
Weight homeostasis, implemented as a subtractive normalization
on the postsynaptic neuron j. For example, the potentiation of a
synapse by ∆w = 5 causes a depression of the | ∆W |= 5 smallest
weights by δw = 1.
The weight homeostasis function takes a flag as an argument
that decides whether a depression of the minima or potenti-
ation of the maxima is to be performed. According to this
flag, a search for the specified number of minima or maxima
is made. Following the selection of targets, similarly to the
synaptic plasticity function, boundary cases are considered in
the weight updates.
As outlined in the pseudo-code depiction of the homeostasis
mechanism (see Algorithm 10), an argument selector is used
to pass the decision whether to potentiate minima or depress
maxima on the postsynaptic neuron. The search for the ex-
trema in the weight distribution on the postsynaptic neuron is
performed by an incremental comparison with a threshold θ.
For the maxima search, θ is initialized to last Wmax[neuron].
This variable stores the index of the neuron’s largest weight
and is determined in the synaptic plasticity algorithm.
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In the minima case, the initialization is hard-coded toW init,
the minimal value a mature synapse can assume.
In the second part of the procedure, the ∆W passed is the
sum of the updates performed on neighbours of the minima or
maxima, given these have the state ‘mature’.
4.2 Modeling In Vitro Network Develop-
ment
A component of structural plasticity less directly affected by
activity, is found in the developmental processes that guide ax-
onal growth and the branching of dendrites. In vivo, growth
factor gradients play an important role in these processes,
however, in dissociated cell cultures, centrifugation destroys
these gradients, and the creation of potential synapse loca-
tions (overlaps of neurites) is primarily guided by cell adhesion
molecules in the membrane of the neuron.
In the following, we present a model that provides infor-
mation on the location of potential synapses, based on obser-
vations of cell morphology dynamics over the course of days
of development. The aim here is to generate simulated net-
works that are random and non-organotypic, yet to capture
experimentally observed network statistics and allow insight
on the density of potential synapses over time. This model is
later used in order to simulate data recorded from an MEA,
to serve as an event-based input ti the neuromorphic system.
Our approach does not consider potential mechanisms. In-
stead, we based the simulation on experimental data provided
by Maschietto et al. (personal communication). The basis
of this model were studies of dissociated embryonic rat hip-
pocampal cells cultivated in vitro. These cells were grown on
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the surface of a MEA. We created a second model that aims
at exhibiting changes in network activity, that arise from the
growth dynamics of axons and dendrites over the course of
days. The model, outlined in the following, is evaluated out-
side the neuromorphic system on a host PC, with the goal
of providing a biologically plausible stream of events which
statistically changes over days as the simulated neurons radii
expand and the number of potential synapses changes.
In this context, the neuromorphic system is capable of using
structural plasticity for the selection of a subset of sources from
this generated event stream.
In modeling purely activity independent processes, no un-
derlying network activity influences the connectivity. Instead,
the model tries to capture experimental data following data
acquisition and statistical analysis of a hippocampal cell cul-
ture from mice, cultivated on the surface of an MEA. The
data acquisition conducted by Maschietto et al. allowed the
description of the growth of neural processes in culture in a
model on PC. By using a coating with an attachment factor
to ensure cell adhesion, it is assured that the involved growth
processes occur in a planar fashion.
Instead of the physiological mechanisms of, e.g., axon guid-
ance along guidepost cells and following gradients of factors
secreted by the environment of the cell, only proteins in the
target cell membrane inform the developing neurite whether
a connection is to be established. This process was approx-
imated by making the formation of an active synaptic con-
nection a stochastic process. This probability derives mainly
from the chance of two neurons bringing their axons and den-
drites spatially close to one another. In the following, the close
overlap of neurites of any two synapses is called a ‘potential
synapse’.
In statistical analyses of the average distance of the so-
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Figure 4.7:
Probability density for potential synapses as a function of the dis-
tance to the soma r, derived from Sholl analysis.
mata to each other, conducted by Maschietto et al.(See Ap-
pendix A.7), the cell-bodies are uniformly distributed in space,
presumably since the cells are fully differentiated and do not
undergo any migration when they are applied to the MEA
surface. The initial step in the model-simulation is the place-
ment of somata following the measured density per unit area
to replicate this distribution and generate the spatial coordi-
nates of the soma and their distances to each other. A Sholl
analysis was also conducted. This method, usually used in neu-
rophysiological studies, characterizes the neuronal morphology
by placing the center of a circle on the center at the cell’s soma.
Now the circle’s radius is expanded in regular intervals, and
the number of intersections of the circle with the cell’s axons
and dendrites is counted.
An analysis, as described above, was conducted for two dif-
ferent days in vitro (DIV) by Maschietto et al., to capture
developmental effects on the neuron’s morphology in the Sholl
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analysis. For DIV= 6 and DIV= 14, the analyses provided
were approximated with a polynomial of degree n = 6. In or-
der to make predictions of how this family of curves evolves for
other DIV, a linear interpolation of the coefficients of the poly-
nomial was performed. This allows the generation of curves
for arbitrary DIV, following the function psholl(DIV, r).
From a second experiment, that labeled synapsin, we assume
that synapse density per area of cell membrane is constant.
Under this assumption, it is expected that the synapse density
increases as a function of the distance to the soma, as the
neuron branches (See Appendix A.7)
Our estimate of the neuron’s ramification over time made it
possible to estimate the average density of synapses at a cer-
tain distance to the soma and at a certain point in time. For
this coarse estimate, changes in the diameter of the axons and
dendrites of the neurons were neglected. Given our assump-
tions, we can use psholl(DIV, r) as a predictor for the density
of potential synapses.
This approximation of intracellular volume dependent on
distance to the soma and DIV was translated into a rotation-
ally symmetric function over the two spatial dimensions of
the culture to form a probability density function of poten-
tial synapses with reference to the soma. The assumption in
the approach described is that the interneuronal variability in
the performed analysis is small enough to assume the involved
neurons are morphologically similar enough, that it is possible
to compute a mean morphology by averaging over the num-
ber of intersections per radius among neurons. In this way,
a two-dimensional probability density function for potential
synapses was created that is dependent on time and distance
to the soma. Figure 4.8 shows a cross-section of this family of
functions.
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Figure 4.8:
Prediction of ramifications from Sholl analyses in in vitro cell cul-
tures: Cross section of the kernel, abstracted from the biological data.
The set of curves develops from DIV 1 to 14.
To estimate the probability of a connection between two
neurons, the map of previously placed somata is convoluted
with the two-dimensional probability density function to cre-
ate a landscape.
In the simulation, this landscape is only partially created
between any two neurons and only consists of their respective
probability-density functions. To speed up the process, so-
mata must fulfill the requirement to be closer than a specified
Euclidean distance to be considered as potentially connected.
The maximum in the landscape along this distance determines
the probability of the connection as Figure 4.9 illustrates.
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Figure 4.9:
Illustration of two kernels forming a connection probability land-
scape. The cross-section forms the shortest path between the two
somata (red circles). The maximum in the profile along this line
enters the adjacency matrix as a connection probability
The process is repeated for all possible n2 combinations to
complete the generation of a random connectivity.
An optical labeling study was conducted, that marks synapsin
in the culture and resulted in samples of synapsin density at
certain DIV. As a presynaptic protein responsible for the bind-
ing of vesicles in the presynaptic terminal, synapsin reliably la-
bels active synapses and was used here to provide a measure of
the average number of active synapses s that are present in the
generated network. The s(DIV, r) highest connection proba-
bilities of the adjacency matrix created are selected as active
synapses, where s(DIV, r) is an interpolation of the measured
amount of synapsin puncta for the DIV under consideration
and at distance r from the soma.
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Figure 4.10:
Left: Network topology in physical space (resolution: 10µm); Top
right: Adjacency matrix of potential connections
To generate spontaneous activity from the generated net-
work, the adjacency matrix was used to create a network of
Hodgkin-Huxley model neurons. This implies that electro-
chemical processes outside the soma are not captured. The
model parameters used here were taken directly from the BRIAN
codebase (see http://BRIANsimulator.org/demo/ ).
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Cm = 1 ∗ µF ∗ cm2
gl = 5 ∗ 10−5 ∗ S ∗ cm2
El = −60 ∗mV
EK = −90 ∗mV
ENa = 50 ∗mV
g na = 100 ∗mS ∗ cm2
g kd = 30 ∗mS ∗ cm2
V T = −63 ∗mV
aue = 5 ∗ms
taui = 10 ∗ms
Ee = 0 ∗mV
Ei = −80 ∗mV
we = 6 ∗ nS(Excitatory synaptic weight)
wi = 67 ∗ nS(Inhibitory synaptic weight)
The models equations were implemented as to match the orig-
inal model proposed by [Hodgkin and Huxley, 1952].
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Algorithm 8: Model equations that simulate sponta-
neous activity for the simulation of the MEA, imple-
mented in BRIAN
1 dv/dt = (gl ∗ (El − v) + ge ∗ (Ee− v) + gi ∗ (Ei− v)−
g na ∗ (m ∗m ∗m) ∗ h ∗ (v−ENa)− g kd ∗ (n ∗ n ∗ n ∗
n) ∗ (v − EK))/Cm : volt
2 dm/dt = alpham ∗ (1−m)− betam ∗m : 1
3 dn/dt = alphan ∗ (1− n)− betan ∗ n : 1
4 dh/dt = alphah ∗ (1− h)− betah ∗ h : 1
5 dge/dt = −ge ∗ (1./taue) : siemens
6 dgi/dt = −gi ∗ (1./taui) : siemens
7 alpham = 0.32 ∗ (mV ∗ ∗ − 1) ∗ (13 ∗mV − v +
V T )/(exp((13∗mV −v+V T )/(4∗mV ))−1.)/ms : Hz
8 betam = 0.28 ∗ (mV ∗ ∗ − 1) ∗ (v − V T − 40 ∗
mV )/(exp((v−V T −40∗mV )/(5∗mV ))−1)/ms : Hz
9 alphah =
0.128 ∗ exp((17 ∗mV − v + V T )/(18 ∗mV ))/ms : Hz
10 betah =
4./(1 + exp((40 ∗mV − v + V T )/(5 ∗mV )))/ms : Hz
11 alphan = 0.032 ∗ (mV ∗ ∗ − 1) ∗ (15 ∗mV − v +
V T )/(exp((15∗mV −v+V T )/(5∗mV ))−1.)/ms : Hz
12 betan = .5∗exp((10∗mV −v+V T )/(40∗mV ))/ms : Hz
Randomly, 20% of the synapses were initialized as inhibitory
synapses to keep the network stable. At initialization, mem-
brane voltages are set with a normal distribution norm(µ =
0;σ = 1) as El+ (norm()∗5)−5∗mV . In the following chap-
ter, this simulation will be used in order to form a controllable
input stimulus to the structurally plastic neuromorphic system
in hardware, to illustrate a possible application and point out
directions for future work.
108
4.3 Summary
4.3 Summary
To summarize, the previously identified computational prim-
itives behind biological mechanisms of structural plasticity
were applied in an algorithm, designed to operate on a dig-
ital co-processor. We also explored developmental structural
plasticity observed in dissociated cell cultures and modeled
network development to gain insights into how the network
changes over DIVs. The routines described form the most com-
plex variant we implemented, of the working principle outlined
at the beginning of this chapter. In the following chapter, this
model allows us to gain insight into how event streams from
an MEA change over time. Here, we also explore the impli-
cations of structural plasticity on conventional computers and
its benefits in the simulation of spiking neural networks.
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Implementation of Structural
Plasticity
In this chapter, we report different implementations of the
algorithm previously described. The order of description fol-
lows the development process chronologically. We begin with
the first abstract proof of concept for the structural plastic-
ity algorithm in a weakly typed language (Python 2.7 and
BRIAN [Goodman, 2009], see Appendix A.1), which served
as the basis for the work by Spiess et al. [2016] and pro-
ceed to the final implementation within the pSoC previously
described. We close this chapter with an evaluation of the de-
veloped approaches in neuromorphic hardware, in which con-
trolled stimuli from a simulated MEA are applied to the neu-
romorphic system. Along with the steps of development, we
point out the features and benefits of the application of the
algorithm, also for conventional hardware.
5.1 Prototyping and Optimization in C on
a PC
For the implementation of the algorithm described in Chap-
ter 4 on the hardware platform we created, we first imple-
5 System on Chip Implementation of Structural Plasticity
mented it in C to be simulated in conventional hardware. The
goal of this intermediate step, before the final implementa-
tion in the created hardware platform, was to optimize the
code in an environment that provides tools for code profiling.
The GCC toolchain brings a series of analysis and debugging
tools with it which are used here for optimization of the algo-
rithm. The later step of porting the algorithm to the target
platform was minimal as the used microBlaze processor is also
programmable in the C language. At this stage, it was nec-
essary to consider data types and structures that led to the
memory saving representation of the network’s adjacency ma-
trix described earlier (see Chapter 3). Throughout the simu-
lation in conventional hardware, the test scenario used for ver-
ification was chosen to resemble the target system as closely
as possible to ease the code migration to the processor of the
target system. For this reason, no external libraries were used
in the core of the program. Library functions for such things
as random-number generation were substituted by our own
functions which can be migrated to the microBlaze processor.
Since the neuron models themselves are implemented in ana-
log VLSI in the target system, this initial C implementation
avoided the simulation of an actual network of spiking neurons
and only operated on artificially generated pre- and postsynap-
tic address events. Here the timing of the events from the two
involved layers was set up in a fashion that supports potenti-
ation on certain parts of the weight matrix. As the pre- and
postsynaptic IDs were derived from the coordinates of pixels
in a monochrome image, shown in Figure 5.1 (A), LTP should
form a weight matrix that is a copy of this image. Figure 5.1
(B) shows the networks adjacency after simulation. This step
makes it easy to compare the ideal weight matrix to the actual
one by eye after a given number of stimuli have been presented.
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A)
B)
Figure 5.1:
Comparison of the Ideal Weight matrix (A) and the resulting matrix
after random initialization and 5000000 events (B)
The following visualization of the algorithms call-graph 5.2
illustrates the percentage of time spent in the implemented
subroutines and which of those are the most resource intensive.
In an iterative process profiling tools such as kcachegrind [Wei-
dendorfer, 2003] and gprof [Graham et al., 1982] were used for
optimization:
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Figure 5.2:
The analysis of resource usage performed with kcachegrind illustrates
the subroutines, the number of calls and the percentage of cycles
spent within them
After the optimization and translation of the algorithm to
C, we ported the code to the co-processor of the neuromorphic
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system.
5.2 Microprocessor Implementation on the
Target System - Verification
The implementation in the target hardware was performed
gradually, first using a single neuron of the neuromorphic pro-
cessor, and then expanding to include every one of the 256
available neurons.
Input to the system is provided by a vector of event sources
that has a dimensionality which is far larger than the max-
imum degree dn of the addressed neurons. Thus, structural
plasticity can be applied in a source-selection scheme, where
routing of those sources that show most correlated activity
with their postsynaptic partners on the chip is performed.
Since there is no internal connectivity among the chips neu-
rons, and the synaptic weight of the synapses in hardware was
set high, a repeated stimulation of a neuron by a source leads
directly to the potentiation of the connection weight by caus-
ing a spiking response. In contrast, sources that show little
activation lead to smaller connection weights and eventually
to the pruning of the connection. Therefore, the adjacency ma-
trix which describes the connectivity of sources to the neurons
should over time form clusters of connections, where activity
in the source vector is largest.
The source activity that serves as input to the system in the
following experiments was generated on PC and applied via
the systems USB interface. The stimulus presented consisted
of 1024 Poisson-sources with a maximum firing rate of fmax ≈
60Hz.
In the absence of stimuli, the ‘magic’ empty word is pro-
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vided to the STDP function. Due to the nature of this ex-
periment, it was possible to avoid reprogramming the actual
hardware synapses on the chip. Instead, a re-mapping of high-
dimensional sources to the targeted synapses only takes place
in the networks adjacency matrix, which serves as a routing
table.
As a first characterization, estimates of the time required for
the code-execution were considered. An inherent result of the
memory limitations on the target system, which forced the re-
structuring of the connectivity matrix to a dense format, is an
increase of look-up time. Since a lookup now involves a search
through all ds × dn entries in the connectivity matrix to re-
trieve all postsynaptic sources that require stimulation, drastic
penalties in run-time are the consequence. In the dense for-
mat, the imposed delay should be more or less constant, since
the memory access is more time-consuming than the stimula-
tion itself tlookup  tstim. The imposed penalty can thus be
approximated to be tlookup×ds×dn, i.e., a factor ds worse than
in the case of a sparse matrix where only the row specific to
the source needs to be considered in the search for connections.
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5.2.1 Single Neuron Implementation in the Tar-
get System
To assess the performance of synapse allocation and to see
whether connections are made at those locations where they
maximally contribute to the postsynaptic neuron’s firing, the
single postsynaptic neuron was presented with 1024 sources.
The firing rate is highest for source µ = S512 and is reduced
following a Gaussian curve across the individual sources with a
standard deviation of σ = 64. As relocation occurs, a Gaussian
kernel density estimate of the synapse locations was performed
as depicted in Figure 5.4.
A)
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B)
Figure 5.4:
Single neuron experiment in the neuromorphic system. 1024 sources
were presented to one of the ROLLS neuromorphic processors neu-
rons. A) Synapses are initialized uniformly. B) Change after the
stimulus is presented. As an estimate of synapse density, a Gaussian
kernel density estimate was performed (σ = 64) to give a qualitative
measure of performance.
Comparing the synapse density estimate to the stimulus dis-
tribution, it was possible to show convergence over time. Due
to the homeostasis mechanisms, a full convergence is never
achieved, since there is a constant re-instantiation of synapses
at random locations. The advantage of this effect is that the
ongoing fluctuation of synapses implies a faster re-learning in
the case of a shifted stimulus distribution. Thus the network
remains constantly ready for changes and structurally plastic.
Insights from this experiment are transferable to multi-neuron
configurations since the algorithm was written in a fashion in
which it only requires information local to the postsynaptic
neuron.
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5.2.2 Expansion to 256 Neurons
We tested the system in a scenario in which neuronal activ-
ity of an input population, consisting of (S = 1024) Poisson
neurons is generated on a host PC. These sources show firing
rates which are distributed in a bimodal fashion, so that two
sources show a maximum rate and the rate of their neighbours
decreases, following a normal distribution, with a standard de-
viation of σ1 = σ2 = 96 (see Fiure 5.5). In this configuration it
is impossible to sample from all sources in a one-to-one fashion
since only N = 256 postsynaptic ROLLS neurons are present
and are only allowed to connect to dn = 32 presynaptic part-
ners each. Furthermore, any source is restricted to connect to
at most ds = 16 ROLLS neurons. Here, the goal is to select
those sources which maximally contribute to the postsynaptic
firing. At the beginning of the experiment, for displaying pur-
poses, A is initialized to a regular pattern that respects ds and
dn(see Figure 5.6 A).
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A) B)
Figure 5.5:
Example raster-plot to illustrate the computer-generated event-
stream on 1024 Poisson sources that serves as input to the ROLLS
neurons; Red: Distribution of rates. A) Activity of the input pop-
ulation before ‘lesioning’. B) Activity simulating lesioning on the
source neuron’s inputs.
Over the course of 50000 incoming source-events, the net-
work rearranges itself to connect with increased density to
those sources that show most activity and neglects those sources
which show little activity (see Figure 5.6 B). We performed
a lesioning experiment to underline the network’s capability
to re-arrange under varying stimulus statistics. This may be
considered analogous to whisker-trimming experiments in ro-
dents [Holtmaat and Svoboda, 2009] which show an increased
restructuring of barrel cortex after the animal is deprived of
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sensory input from a number of whiskers. After this first pe-
riod of the experiment, we removed one of the two modes in
the source rate distribution, so that the remaining rates are the
largest around µ1 = 256 with a standard deviation of σ1 = 96
(see Figure 5.5). After this change, the continuation of stimu-
lation for another 500000 input events resulted in a successful
reconfiguration of A. Here part of the former concentration of
connections remains since ds = 16 is for sources of maximal
activation around S = 256 with the effect that no new connec-
tions can be made here. Figure 5.6C shows this reconfiguration
as an increase in high-weight connections around µ1.
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A) B) C)
Figure 5.6:
(A) Initial random adjacency, connecting 50% of the sources to
the 256 destination neurons, respecting the limitations on fan-out
(ds = 16) and fan-in (dn = 32), modified by synaptic plasticity only
for comparison. B) Network configuration after presenting 50000
stimuli from 1024 source neurons, spiking with rates distributed as
in Figure 5.5A. Note the increase in synapse density, following the
presented input Figure 5.5A. C) State of the adjacency matrix after
a further 500000 stimuli with changed statistics as shown in Fig-
ure 5.5B.
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5.2.3 Evaluation of the Compressive Features of
Structural Plasticity
Using a matrix that is kept continuously sparse under con-
strains that can be defined by the user, allows for a dense
representation to save memory. In a sense, this can be consid-
ered a compression where number of synapses is reduced from
a maximum of |W |
|W |=| S | × | N |
to at most
ˆ|W | = | S | ×
|N |
ds
+ | N | × |S|dn
2
, respecting the fan-out constraint ds on the source population
S and a fan-in dn on the destination population N . This allows
reserving a fixed number of memory resources for the dense
representation of the topology.
The process is not lossless since situations may arise where
more than the allowed number of synapses may be assuming
a non-zero weight in the uncompressed, full matrix, case. The
advantage in the use of structural plasticity as lossy compres-
sion of the weight matrix is that the weakest synapses that
contribute least to the postsynaptic firing behaviour are those
that are pruned first.
Defining the compression ratio C as C = |W |ˆ|W | , substitution
gives:
C =
2dnds
dn + ds
In the implementation, we considered not only the opti-
mization of memory but also the practicality of looking up
synaptic connections for routing. Here a trade-off was made,
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and the matrix is stored not in its most compact form. Us-
ing a dense array allows a reduction of memory used from
| S | × | N | × log2(Wmax) down to
dn× | N | ×(log2(Wmax) + 4 + log2(S) + log2(IDsyn))
. In the presented example this is a reduction from 221Bit
to 219Bit (C = 4). The introduction of structural plastic-
ity to implement this form of memory optimization requires
resources on the FPGA. Applying the presented approach of
introducing a co-processor into the system to re-arrange the
networks topology, comes with an increased the number of oc-
cupied slices from 169 to 1840 (26% of available slices) in the
used SPARTAN6LX45t FPGA.
5.2.4 Time Analysis
The runtime of the structural plasticity algorithm on the mi-
croprocessor is highly dependent on the input stimulus fre-
quency and statistics. For this reason, no scalar value for
latency can be determined, since the amount of computa-
tion, e.g. to find a potential location for re-instantiation of
a synapse, is dependent on the sparseness of the column in
the connectivity matrix that corresponds to the postsynaptic
locations of the neuron in question.
By far the largest delay that restricts event-rates is that of
the lookup and routing of source-events to a targeted destina-
tion. This lookup is performed through the matrix W , which
is represented in a dense form. This formatting is advanta-
geous in terms of computation on whole columns as it is done
in the reconfiguring structural plasticity algorithms. However,
when it comes to the determination of stimulus destination,
a full search through the matrix has to be performed. For
this reason, another matrix A was introduced that serves as
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a lookup table and only stores destination neurons, where the
sources define the 1024 rows of the matrix. This matrix again
takes up a quarter of the original adjacency matrix, so that
the advantage in memory is reduced to 50% of the original
matrix, when we add A to W .
5.2.5 Simulation of the Biohybrid System
One of the applications of structural plasticity, aside from
the advantages in memory use and the increase in scalability
through the saving of synaptic resources, is source selection.
In the following, we illustrate a neuromorphic system which
exhibits structural plasticity for the selection of sources from
a simulated MEA. This step was taken to point out a possible
application of the present work and is meant to supplement
the previously provided main verification experiments.
In the context of a biohybrid system, where the neuro-
morphic processor is connected to a multi-electrode array via
AER and is presented with a high dimensional vector of event
sources and a limited number of synapses that can be invested
in making a connection to those sources, structural plasticity
can be used to select a subset of electrodes for later processing
of events.
The 2D-plane of an in vitro culture is partitioned in 32× 32
electrodes which each have an individual ID. Now events from
somata that cover a particular electrode are assigned to its ID
to generate address-events. This stream of events can now be
sent to the neuromorphic system as an input stimulus.
The most straightforward use of the selected sources could
be to treat the biological system like a reservoir which is pre-
sented with a stimulus. In this application, the neuromorphic
side would perform a classification of the biological network’s
state. Here, input to the cell culture would be provided via
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EOSCs and the readout would be performed by the EOSFET
devices. To date, event-based MEA are still subject to ongoing
research. Several research groups are working on prototypes
of this form of electrophysiological data acquisition and mea-
surement system, as outlined in the introduction of this thesis.
The verification of an early MEA prototypes sensor circuit is
presented in Appendix A.5. However, since we only had access
to a single-channel test-structure at the time, a simulation of
an ideal MEA serves as an event source in the following eval-
uation.
We evaluated the co-processor with activity-dependent struc-
tural plasticity in a simulation based on the model of develop-
mental plasticity (see previous Chapter 4). For this purpose,
we used the created developmental model on a PC to generate
event streams that represent the spontaneous firing behaviour
of an in-vitro culture. The use of this approximation of a
MEA replaces the real electrophysiological recording to pro-
vide a greater degree of controllability. Due to the difference
in timescales for the implemented activity-dependent struc-
tural plasticity and the developmental model, we did not cre-
ate a continuous simulation. Rather, the previously outlined
developmental model is used to create snapshots of a network
topology, and the output adjacency matrix is stored for every
day in vitro (DIV). Secondly, a BRIAN model was created,
using this information. As Figure 5.8B and Figure 5.10B il-
lustrates, this way spontaneous activity causes an oscillatory
behaviour that manifests itself through the inhibitory connec-
tions of the network. This form of initialization was taken from
the BRIAN codebase (see http://briansimulator.org/demo/ ).
126
5.2 Verification
A)
B)
Figure 5.8:
A) Randomly generated cell culture in physical space after DIV7,
partitioned into 32×32 electrodes. B) Raster plot from the underlying
network simulation, following the extracted network topology.
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A)
B)
Figure 5.10:
A) Randomly generated cell culture in physical space after DIV8
for contrast. B) Raster plot from the underlying network simulation,
following the extracted network topology.
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Figures 5.8 and 5.10 illustrate the networks generated for
DIV 7 and DIV 8. The background grid shows the partition-
ing into electrodes and their color-coded mean activity. A
more detailed view of the activity of the network is shown as
a raster-plot, sorted by neuron ID. We did not consider the
electrical characteristics of the extracellular medium, which
would cause a co-activation of neighbouring electrodes. Due to
the approach taken in the generation of the networks random
graph, no morphology of the cells was generated. Therefore,
passive membrane properties are not implemented, and the ac-
tivity of the neurons is local to its soma circuit. The outlined
limitations are reflected in the generated event-stream from the
simulated electrodes in Figure 5.11 (Left). After logging the
generated event-stream, we replayed it to the neuromorphic
system centered around the ROLLS through the implemented
USB interface. Here, the synapse allocation was performed,
and after the stimulation period, the weight-matrix was trans-
mitted back to the PC. Based on this information, Figure 5.11
displays the synapses allocated to each source. Note, that
the presented data (Right) is smoothed with a Gaussian filter
(σ = 64). This acts as a qualitative measure of synapse den-
sity. Due to the limitation of ds = 16, a total investment of
all available synapses to the most active sources is prevented.
Instead, these sources receive the largest allowed number of
synapses but those sources that see lesser activation are still
sampled to a lesser degree.
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Figure 5.11:
Left: Excerpt from the stimulus raster plot; Right: Number of allo-
cated synapses per source after gaussian smoothing with a standard
deviation of σ = 64. Note that the actual allocation ranges from 0
to 16 synapses per source; The smoothing operation distorts this but
was chosen to give a qualitative measure of synapse density.
5.3 Summary
In this chapter, we outlined the approach taken to algorithm
design, from the first prototyping phase to the creation and
testing of the final algorithm in neuromorphic hardware. In
its current state, large parts of the simulation of structural
plasticity are executed on the created co-processor. A poten-
tial next step in the development of structural plasticity within
the created system, an implementation of sub-components di-
rectly into VHDL could increase performance by exploiting
the ability of parallel computation on a logic level. Along
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with the process of algorithm development, the implications of
structural plasticity were also explored in conventional hard-
ware and exploited for memory optimization, improving learn-
ing speed and the selection of sources from an input vector of
events. In the following chapter, we present the overall conclu-
sions of the project and discuss potential and possible future
work.
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Although our work on structural plasticity was presented as an
application-specific solution to overcome the limited number
of synapse circuits in neuromorphic hardware, on a more fun-
damental level, the rearrangement of network topology may
pose a valuable addition to spiking neural networks in general.
While we only focused on the selection of sources, [Spiess et al.,
2016] and others explore the impact of topology reconfigura-
tion within the network, rather than on its inputs.
As neuron populations in deep neural networks have in-
creased in size, it becomes more and more important to apply
memory reduction techniques, even in conventional hardware.
Classical compression methods such as Huffman coding have
lately found their way into the field of computational neuro-
science to reduce the size of weight matrices [Han et al., 2015].
For both neuromorphic implementations and on conventional
hardware, we show that structural plasticity can contribute to
this effort by allowing control over the degree of sparseness in
the network connectivity. Under the aspect of lossy compres-
sion, the potential for not only data reduction but also data
access reduction is given by the developed biologically inspired
model. [Spiess et al., 2016] As outlined in the introductory
chapter, the scalability of neuromorphic processors is affected
by the area that is necessary to implement a large number of
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synapse circuits. Therefore structural plasticity with hard lim-
its on maximum fan-in and fan-out can serve both to compress
the networks adjacency matrix through imposing sparseness
and to reduce the number of synapse circuits on the neuro-
morphic processor. Both aspects may increase the scalability
of future generations of neuromorphic processors.
The adaptive reconfiguration of network topology is also rel-
evant for existing spiking networks that are designed to solve
machine-learning tasks on conventional hardware to not only
increase their performance but also lower simulation cost. The
implementations of structural plasticity presented provide two
modes of operation:
• The number of available synapses could be fixed, to op-
timize performance on a target platform, e.g., optimiza-
tion of the use of a limited number of synapses in a neu-
romorphic processor or reducing simulation time on a
conventional computer.
• For off-line training, and where memory resources are
available during learning, starting with a denser con-
nectivity and applying pruning during learning, before
applying the network to test-data, is possible by ma-
nipulating the imposed degree of sparseness over time.
This approach was not explored in depth because as
we show in Spiess et al. [2016], a constant number of
synapses with structural plasticity potentially increases
performance while not leading to higher simulation costs
after training.
In our developed algorithm, a potential target location for
synaptogenesis is chosen on the same postsynaptic neuron that
a synapse was pruned from. This choice is performed by lo-
cating the maximum weight and taking the center of a normal
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distribution from which candidates are drawn such that the
probability of locating a new synapse close to a center of ac-
tivity is larger than that of the use of a more ‘remote’ location.
The notion of space here is arguably vague since we make use of
point neurons that do not implement multiple compartments
in their neurites or even the cable equations that would model
the propagation of potentials within the intracellular medium.
Nevertheless, given that the presented sources are structured,
and there is a function describing these sources activity as de-
pendent on their identity (or location to maintain the analogy
to physical space), the instantiation strategy described leads
to faster convergence towards an ideal source selection than a
purely random approach. In this process, centers of activity,
expressed in large weights, are used as an indicator of where to
efficiently place new synapses. As with other parts of the over-
all algorithm, this allocation could be performed by drawing
from globally available information, however, in order not to
lose biological plausibility, the chosen constraint in the design
of the routine was to operate on locally available information
on the postsynaptic neuron.
Throughout the present work, we used static weights on the
neuromorphic processors STP synapses and only manipulated
a ‘virtual’ connection weight, as an indicator of connection
stability and maturation stage of a synapse. Alternatively,
an array of synapses that implement the Fusi learning rule
described in Chapter 4 can be used to model LTP in addition
to structural plasticity in future work.
A challenge in the translation of biological observations to
an algorithmic description of structural plasticity was the use
of point-neurons in the neuromorphic processor and the lack
of access to postsynaptic current measurements during run-
time. Since the observation that both ion dynamics across the
cell membrane and carrier dynamics in transistors operating
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in the sub-threshold domain are following Boltzmann statis-
tics, which gave rise to the possibility of a direct emulation of
biophysical processes in silicon, more than thirty-five years of
research in analog VLSI have passed. Since its conception, a
trend towards higher levels of abstraction and away from the
biological role-model can be observed: Where processors like
the ROLLS, used in the present work, still rely on analog sub-
threshold neuron circuits, the introduction of AER as a means
to create networks using bus communication, forms a design
choice that drastically diverges from the point-to-point com-
munication of biological neurons through axons and dendrites.
While AER allows overcoming limitations of modern planar
fabrication processes, to match three-dimensional neuron cul-
tures regarding connectivity, important biophysical aspects of
information propagation between neurons are lost, as digital
communication cannot capture the passive membrane proper-
ties of neurites. Throughout the presented work we show how
these effects contribute to information processing in biological
neurons. The diameter of a neurite, distance to the soma and
the number of ramifications play a crucial role in the depolar-
ization of neighboring synapses and in shaping postsynaptic
currents. While these effects see comparatively little consider-
ation in current research on spiking neural networks, it is in-
tuitive to assume that especially learning would be drastically
affected e.g., by the attenuation and delay of sensory input
to a local ensemble of neurons, where local connections would
cause stronger currents with shorter time-constants. More-
over, local processes of collaboration and competition among
synapses, which could be involved in the expression of circuit
motifs, cannot be captured. As information on network topol-
ogy in biological cell cultures becomes more and more avail-
able through the rise of connectomics, a morphological neu-
ron model may allow the implementation and analysis of bio-
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logically plausible circuit motifs. This approach would allow
neuromorphic engineers to profit from neuroscientific research.
However, current generations of neuromorphic processors, im-
plement neurons as point processes, so that the direct copying
of a biological circuit can be expected to suffer from distorted
spike-timings and effective current amplitudes at the soma.
The problem of how to implement such morphological neu-
ron models, which would take up large layout-areas, in aVLSI,
is still an open challenge. Solving this challenge would not
only increase the degree of biological plausibility in the neu-
romorphic system but would also allow a greater influence of
neuroscience into the field of machine learning and information
processing systems.
Alternatively, in a step towards layout area efficiency and
away from biological plausibility, structural plasticity could
help to re-think current architectures. A dramatic reduction in
synapse circuits by a weight dependent switching of synapses
might be achievable if each neuron would be interfaced by a
bank of synapses that each have a hard-configured synaptic
weight. The synaptic weight would be reflected in the synapse
ID so that it is possible to change the synapse address as the
result of a weight update rule. In this scheme, a weight update
would result in a re-routing to a different destination synapse
with a different weight. If several sources are connected to the
same destination neuron with the same weight, events from
these sources would be all routed to the same synapse.
In a neuron with i synapses, that each has a weight wi = 2
i,
eight synapses per neuron would suffice to implement the 8bit
weight resolution, if multisynaptic contacts are used. This
scheme would trade off layout-size with throughput on the
shared parallel AER bus. Assuming that neurons operate in
biological real-time, AER bus-speeds are orders of magnitude
faster than the maximum firing frequency of a neuron, and
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the AER communication bottleneck would be limited. This
is particularly true if the connectivity is kept sparse through
structural plasticity and therefore data-rates are reduced.
The presented model of growth processes in an in vitro
cell culture is not capable of reproducing graph-theoretical
measures such as degree-distribution, measured in cell cul-
tures(see [Feldt et al., 2011]). This fact allows the conclusion
that mechanisms other than the pure overlapping of neurites
are involved in the formation of potential synapses. A crucial
mechanism that was not accounted for, may be the expression
of adhesion molecules on the cells membranes, as well as the
secretion of guidance and growth factors, even within in vitro
cell cultures. Here, the created simulation of network devel-
opment over days in vitro served only to form stimuli that
were later presented as input to the neuromorphic system in
hardware. Instead of the physiological mechanisms of, e.g.,
axon guidance along guidepost cells and following gradients
of factors secreted by the environment of the cell, only pro-
teins in the target cell membrane inform the developing neu-
rite whether a connection is to be established. This process
was only approximated by making the formation of an active
synaptic connection a stochastic process. Here, this probabil-
ity derives mainly from the chance of two neurons bringing
their axons and dendrites spatially close to one another.
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Part of the conclusions we draw in this section have been pub-
lished in [Spiess et al., 2016], [George et al., 2015a] and [George
and Indiveri, 2016] and are presented in paraphrased form.
The scope of the present work was the implementation of struc-
tural plasticity in a neuromorphic system. The approach to
designing a structural plasticity algorithm started with a re-
view of the literature on biological processes that give rise to
synaptogenesis and destabilization of synapses in somatosen-
sory cortex and hippocampus of rodents. We found that a
good design for the selection of input sources to a neuromor-
phic system would be able to model activity driven processes
that can be linked to synaptic plasticity. By relying on a mech-
anism that is comparable to STDP, for describing the process
of dendritic spine stabilization, and the introduction of a bor-
der condition to this process which triggers synapse destabi-
lization and pruning, a computationally efficient approach to
the chosen problem was formulated.
The collected biological observations and their effects were
interpreted to find hypothetical computational primitives that
are translatable into the target neuromorphic system. In this
way it was possible to create a system that exhibits a cer-
tain degree of biological plausibility while profiting from a re-
source efficiency, that would be hard to match with a more
naive approach that could, e.g., operate on global information,
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rather to the information that is locally available in the post-
synaptic neuron. Likewise, biological observations inspired,
for instance, the implementation of weight normalization as
a subtractive rule. Our abstraction of biological observations
to algorithm design is however based on unverified hypotheses
that we formed but did not evaluate experimentally, primar-
ily because our focus was on solving the chosen problem of
source selection, rather than advancing the state of research
in neurobiology. Nevertheless, throughout the present docu-
ment, we point out directions for future experiments in this
field and provide a neuromorphic platform for testing new hy-
potheses on the computational primitives behind observations
in neurobiology.
To be able to execute the algorithms described in Chap-
ter 4 in hardware, the developed neuromorphic system, cre-
ated around the ROLLS neuromorphic processor serves as a
platform for both routing events and reconfiguring network
topology.
By creating a programmable system on chip (pSoC), we
provide a platform that allows the fast and easy prototyp-
ing of novel event pre-processing and post-processing schemes,
as well as the evaluation of novel learning rules. Although
our main motivation behind the digital co-processor we cre-
ated, was its application in simulating structural plasticity,
we illustrate the applicability of the programmable system-
on-chip in several projects, where tasks such as the precise
generation and control of stimuli allows an efficient charac-
terization of circuits within the neuromorphic processor(see
Appendix A.3). Moreover, event-filtering algorithms and real-
time processing were shown on DVS input (see Chapter 3) In
future work, e.g., effects of hormonal neuromodulation, e.g.,
through dopamine, in reinforcement learning scenarios, may
be explored through a continuous modification of biases by
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the developed co-processor, according to a model that could
be formulated in the C programming language. In previous
systems that use the monsterboard setup described in Chap-
ter 3 Figure 3.5, FPGAs have been used mainly for providing
an interface to conventional computers. The programmable
System-on-Chip is an addition that increases the flexibility of
the system in that it allows the standalone operation without
a host computer. Especially in robotic platforms, initializa-
tion of neuromorphic processors and the conversion from an
event-based output to the control of actuators could be per-
formed by the pSoC. The ability to program the processor
in C saves users having to develop digital hardware designs
in VHDL. As a trade-off against the resulting flexibility, in
a highly optimized application, the processor’s routines can
be replaced with dedicated digital hardware peripherals that
communicate with the co-processor via the created bus archi-
tecture for application specific extensions of the capabilities of
the platform.
Our verification of the structural plasticity algorithm on the
pSoC created illustrates that it is possible to perform the in-
volved computations in real-time, as the neuromorphic sys-
tem receives external stimuli. With this work, we implement
a model that operates on the same time domain as synaptic
plasticity, yet gives rise to slow dynamics of topology reconfig-
uration, without the necessity of having to introduce a second
time domain with time-steps that are large multiples of those
of the synaptic plasticity time domain. This approach is made
possible through our extensive use of interrupt routines, and
increases the biological plausibility of the system.
The development of the algorithmic implementation of struc-
tural plasticity was performed gradually, starting from a proof
of concept in BRIAN and Python (See Appendix A.1). Early
experiments on conventional hardware formed the basis for a
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more extensive application in spiking neural networks. At this
stage, different network topologies were used to evaluate the
performance of a group of derived algorithms which gave rise
to the work presented in [Spiess et al., 2016].
The simulations performed here highlighted that the noise
in the network’s representation of an input is reduced roughly
30% faster with structural plasticity. This reduction of noise
in the responses means that the networks can transmit the rep-
resented input with a clearer signal to connected populations.
As a less noisy input representation is propagated through the
network, learning speed is increased.
Besides the functional properties reported in Spiess et al.
[2016], the aspect of structural plasticity that we investigated
in the present document, is the optimization of the use of
memory resources as discussed in Section 5.2.3. The developed
algorithm opens novel, biologically inspired perspectives on re-
source optimization in neuromorphic hardware and promises a
solution to scalability issues by eliminating unnecessary synapses
and by exploiting sparse connectivity for a compression of ad-
jacency matrices.
The use of structural plasticity in a compression scheme re-
lies on fan-out and fan-in constraints. A future subject of
research that is based on the algorithm introduced here, could
be the creation of constraints that instead impose a degree dis-
tribution within the network. Use of such more sophisticated
constraints may lead to the emergence of re-occurring circuit
motifs in the functional connectivity. For instance, with an
introduction of spatial dimensions in the network, the prob-
ability of introducing connections close to the soma could be
increased for neighboring neurons, which would lead to an in-
crease in local excitatory connectivity, one of the prerequisites
for winner-take-all like motifs.
The created model of structural plasticity introduces the no-
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tion of ‘silent’ synapses that only hold NMDA receptors and
can only be co-activated by mature neighbors on the same den-
dritic branch. This distinction from mature synapses comes
with the benefit of reducing the number of weight updates
through synaptic plasticity and a reduction in AER through-
put since silent connections are not used for event routing.
Mature synapses have an STDP-like behaviour that describes
not their electrophysiological properties but their stability and
degree of maturation as described in Chapter 4. Mechanisms
of local competition through weight normalization and col-
laboration through co-activation among synapses, allowed to
implement the formation of clusters of synapses.
In both the version that is aimed at neuromorphic hard-
ware and in the version that targets conventional hardware, we
begin training on a randomly initialized sparse connectivity-
matrix. Whenever a connection is destabilized and pruned,
another connection is made to the same postsynaptic neuron.
This allows the use of a fixed number of synapse circuits in
hardware and allows to maintain a fixed sparseness in the ad-
jacency matrix which reduces memory utilization and can be
considered a form of lossy compression.
In the second stage of the project, after algorithm prototyp-
ing and optimization, we migrated the algorithm into the neu-
romorphic system. To increase the number of inputs that the
neuromorphic processor can operate on, structural plasticity is
used as a source selection mechanism. Here, the behaviour of
the network under changing input statistics was investigated.
We show, that the developed solution is capable of forming
clusters of connections around those sources that contribute
most to the firing of the postsynaptic destination neurons.
Future developments will explore the organization of struc-
turally plastic recurrent neural networks in an unsupervised
learning experiment, to investigate the impact of the devel-
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oped algorithm on network dynamics.
Structurally plastic neuromorphic biohybrid systems may be
used in future work, to treat biological cultures as a reservoir
network that receives input stimuli through the co-processor.
Here, the neuromorphic hardware would perform a source se-
lection among the MEAs electrodes and a subsequent clas-
sification of the culture’s firing behaviour. This use of the
biological subsystem in the hybrid network would profit from
homeostatic mechanisms and adaptation in the biological cul-
ture, which stabilize its network dynamics. Besides using the
biological side for computation, stimulation and modulation
schemes may be used e.g., for the disruption of pathological
network behaviour such as epileptic seizures, in a closed-loop
scenario. Here, the reduction of sources to those that are most
informative ones would decrease bandwidth requirements and
may improve the system’s ability to react to seizure onsets in
real-time, by targeted stimulation.
In its present state, the presented work influenced several
works, both in the field of neuromorphic engineering [Roy and
Basu, 2016] and in the field of computational neuroscience [Deger
et al., 2016].
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A.1 PC-based Prototyping in Python
In this first implementation of the previously described rou-
tines, the python based spiking neural network simulator BRIAN
was used to prototype and develop the general structure of the
algorithm and to perform the first verification of the concept.
The reason for opting for this platform was the flexibility and
the large number of functions that are available in Python,
which allowed the rapid evaluation of different design choices.
In this first simulation, structural plasticity was tested in
a small network with two interconnected cultures, with ten
neurons each. The simulation is started with 30% of the 100
potential synaptic connections of the 10 × 10 adjacency ma-
trix between the two layers were initialized as mature synapses.
The remaining elements of the matrix are left empty, signify-
ing the absence of a synapse. Stimulation of the neurons was
performed by a constant direct current stimulation to the pre-
and postsynaptic neurons in a precisely timed offset of stim-
ulus onset between the cultures, so that the neurons of both
cultures always fire in a fixed phase offset to each other and
with a fixed frequency (the neuron model below shows that
no stochastic elements are implemented). The implemented
neuron equation is as follows:
A Appendix
dV
dt
=
(ge × (Ee − Vr) +Rm × I + (El − v))
τm
(A.1)
dge
dt
=
−ge
τe
(A.2)
Here the discrepancy in the units in the first differential equa-
tion was neglected. The synapses between the involved neu-
rons follow the following plasticity rule for their weight up-
dates:
∆Wi,j(s) =
{
dApre · e−s/τpre , if s > 0
−dApost · es/τpost , if s < 0
(A.3)
BRIAN ’s support for running user-defined routines period-
ically during the run-time of the network simulation, was used
to implement structural plasticity. In this implementation,
the matrix T implements a dedicated timer for every synapse
where the elements tij ∈ T represent the iterators. On every
execution, all iterators are incremented where synapses are un-
der test. In this version of the algorithm, T implements the
previously described destabilization time window in which a
synapse is unstable. In the event of a synapse reaching the end
of the time-window and its weight being below the threshold
θ, pruning occurs and the timer tij is reset.
As the simulation is executed, Algorithm9 is triggered peri-
odically, every ten iterations of the simulation.
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Algorithm 9: Network operation procedure.
synapse.W denotes the object attribute W of the
object synapse
Data: BRIAN connection object synapses
Result: BRIAN connection object synapses
1 W ← synapses.W × used /* extract weight matrix
from connection object */
2 T [wij ≤ θ]+ = 1; wij ∈W /* update timers */
3 T [wij > θ] = 0
4 T [wij == 0] = 0
5 kill =| T [Tij > tprune] | /* detect timeout in T,
prune accordingly */
6 wbuff [Tij > tprune] = 0
7 T [Tij > tprune] = 0
8 blacklist[Tij > tprune] = 1
9 in use = blacklist+ wbuff
10 empty =| in use[in use == 0] | /* find empty spots
*/
11 if kill < empty then
/* if we have enough space to replace all
synapses */
12 for k = 0 to | kill | −1 do
13 new x = empty[0][rand(0, empty)]
14 new y = empty[1][rand(0, empty)]
15 wbuff [new x, new y] = theta− 0.00001
16 used[new x, new y] = 1
17 else
18 for k = 0 to empty − 1 do
19 new x = empty[0][rand(0, empty − 1)]
20 new y = empty[1][rand(0, empty − 1)]
21 wbuff [new x, new y] = theta− 0.00001
22 used[new x, new y] = 1
23 synapses.W ← wbuff /* write back to
connection object */
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Figure A.1:
Simulation of the outlined structural plasticity algorithm on a net-
work of 2× 10 neurons in a simple associative memory task.
The algorithm outlined here is the minimal working example
of activity dependent structural plasticity following the group
of broad concepts described. Figure A.1 visualizes the perfor-
mance from initialization (t = 1) to the final arrangement of
the synapses (t = 3), compared to the ideal (top right).
Notable here is that at this stage, re-instantiation of synapses
after pruning is happening globally, in a uniformly distributed
fashion and not only on the postsynaptic neuron, that previ-
ously saw pruning of one of its synapses. Furthermore, com-
petition mechanisms, which will provide a method for nor-
malization in later implementations, are not included. Never-
theless, the core concept of the introduction of an edge-case
to synaptic plasticity as a strategy for implementing activity-
dependent plasticity is present. With this starting point in
mind, key functions were re-implemented in C, specifically de-
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signed for the task at hand. With the aim of verification of
the taken approach, a structurally plastic network topology
with sparsity constraints was compared to a network with a
full adjacency matrix and STDP only, where synapses can as-
sume a zero-weight state. This state was interpreted as the
functional equivalent to the absence of the synapse in the case
of a sparse matrix. This comparison was simulated with the
same culture sizes as above. At run-time, pre- and postsynap-
tic activity gradually shapes the sparse adjacency matrix that
connects one group of neurons to the other, and over time, the
adjacency matrix should become increasingly similar to that
of a fully connected adjacency matrix. Whereas some weights
remain at zero-value and others become maximally potenti-
ated in the case of the full adjacency matrix, under sparsity
constraints, structural plasticity causes the pruning of zero-
weights and the re-instantiation of connections at locations
where the full adjacency matrix also has nonzero values.
In order to show that both simulations converge towards the
same weight matrix when presented with the same stimuli, the
Euclidean distance between the two weight matrices is used
as a performance metric and computed with every structural
plasticity operation during evaluation. The result is illustrated
in figure A.2.
This work formed the starting point for a family of versions
of structural plasticity later extended by [Spiess et al., 2016] to
target simulations of spiking neural networks on conventional
hardware.
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Figure A.2:
Comparison of the simulated small-scale network with a network
of same dimensions but only performing STDP on a dense (fully
populated) weight matrix.
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A.2 Weight Homeostasis, Algorithmic De-
scription
The following routine has the purpose of performing a subtrac-
tive form of weight normalization on the connection’s neigh-
bour, a contact of which has seen a weight update through the
synaptic plasticity routine. For this purpose, the postsynaptic
neurons address, as well as the value ∆w of the weight update
and its sign are passed to the routine. (See Algorithm 10)
Algorithm 10: Weight Homeostasis
Data: neuron, delta w, selector
Result: void
/* selector = 1→ LTD on minima */
/* selector = 0→ LTP on maxima */
1 abs ampa = abs(delta w)
2 rand seed = rand(·)
3 if selector == 1 then
4 θ = W init
5 while slot < abs ampa
6 for i = 0 to dn − 1
7 synapse =
find synapse((i+ rand seed)%64, neuron)
8 if synapse.w = θ
9 W places[slot] = (i+ rand seed)%64
10 slot+ +
11 if slot = abs ampa
12 break
13 θ + +
14 if θ > maxW
15 break
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16 else
17 θ = last Wmax[neuron]
18 while slot < abs ampa
19 for i = 0 to dn − 1
20 synapse =
find synapse((i+ rand seed)%64, neuron)
21 if (synapse.w == θ) ∧ (synapse.state ==
mature)
22 W places[slot] = (i+ rand seed)%64
23 slot+ +
24 if slot = abs ampa
25 break
26 θ −−
27 if θ = 0
28 break
29 if (selector = 1) ∧ (deltaw 6= 0) then
30 for ampacnt = slot down to 0
31 synapse =
read post neuron(W places[ampacnt−
1], neuron)
32 if synapse.state = mature
33 synapse.w −−
34 matrix W ← synapse
35 if synapse.w = 0
36 synapse.state = silent
37 update timeout sr← (neuron, synapse)
38 matrix W ← synapse
39 silent tot+ +
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40 else if (selector = 0) ∧ (deltaw 6= 0) then
41 for ampacnt = slot down to 0
42 synapse =
read post neuron(W places[ampacnt−
1], neuron)
43 if synapse.state = mature
44 if synapse.w ≤ maxW then
45 synapse.w = maxW
46 else
47 synapse.w + +
48 matrix W ← synapse
A.3 Evaluation of Stochasticity in Neuro-
morphic Synapses
Besides the number of synapses, another factor that limits the
scalability of neuromorphic hardware is the implementation
of the memory of synaptic weights. Neuromorphic chips like
the ROLLS processor implement weights as a number of cur-
rent sources which sink charges into the neuron’s soma once
activated. The amplitude of the postsynaptic current gener-
ated like this is the sum of these source currents, which are
proportional to bias gate-voltages.
Encoding a synaptic weight as a sum of currents results in
a quantization of the synaptic weight to a few discrete states.
As well as the weight, which defines the amplitude of the post-
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synaptic current, the duration of the signal is also limited in
its resolution. Here, mismatch due to layout tolerances affects
the pulse-extension stage in a way that variability between
synapses is created in a temporally static manner, comparable
to fixed-pattern noise in image sensors.
Synapses in biological systems face a different effect that
results in a comparable reduction of weight states: synaptic
transmission is shown to be non-deterministic due to temper-
ature dependent effects and the previously discussed Brownian
motion of receptors in the postsynaptic density of a synapse.
Here, this results in a noise component which affects amplitude
and duration of the EPSC and defines the number of distin-
guishable states. To alleviate this precision limiting factor two
strategies have been explored in the past. On the one hand,
the placement of multiple synapses between a pair of neurons
or an input source and a neuron allows averaging out spa-
tial mismatch effects in a biologically plausible manner. Here
structural plasticity can extend synaptic plasticity to control
the overall weight of the contact [Deger et al., 2016]. The
splitting of input sources across several synapses may prove a
better alternative, as long as the computational overhead is
manageable. On the other hand, an alternative approach is
to gain control over mismatch effects instead of compensating
them. Balancing amplitude and duration of the EPSC through
bias parameters can be used here to maintain a constant area
under the EPSCs curve while manipulating the inter-synapse
variability of the waveform since length is more vulnerable to
mismatch than amplitude. This compensation strategy affects
the firing of the neuron if several statistically independent in-
puts are present, since their resulting EPSCs overlap to lesser
or larger degrees, depending on the length parameter.
As a step in the development of the necessary software and
hardware framework for running activity dependent structural
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plasticity algorithms in the neuromorphic system, the exper-
iment described in the following aimed at characterizing the
ROLLS neuromorphic processors synapses with the prospect
of finding methods of balancing biases for shaping postsynap-
tic potentials as described above. In future applications, this
characterization might be used in order to encode morphology-
dependent effects on the EPSC, by, e.g. selecting synapses
with longer time-constants and smaller EPSC amplitudes for
distal connections.
As with the strategy pursued during the pSoC development
phase, synapse characterization was also chosen as a toy prob-
lem to develop an environment for the ROLLS neuromorphic
processor and to gain insights into its operation that guided
the software design. In the context of the present work, this
section describes the circuit and layout of the synapses used.
A particular focus in the synapse characterization was put
on the development of a repository of VHDL IP cores and C-
libraries to interface and program the ROLLS chip from the
soft processor on the FPGA and also on to the creation of user
interfaces for stimulation and analysis on the host computer.
Parts of the following description of the characterization ex-
periments were taken from George and Indiveri [2016]
Device mismatch is a phenomenon that affects transistors in
different ways, depending on their operating domain. In par-
ticular, transistors operated in the sub-threshold domain have
significantly larger mismatch than transistors operated above
threshold [Pavasovic´ et al., 1994] [Serrano-Gotarredona and
Linares-Barranco, 1999]. To evaluate to what degree balanc-
ing EPSC parameters to affect variability in firing response is
a feasible solution to control device mismatch effects, the main
focus was put on the pulse-extension stage of the synapse cir-
cuits in the ROLLS chip. Figure A.3 displays a schematic of
the circuit involved that generates the input signal to the first-
155
A Appendix
Figure A.3:
Circuit diagram of a synapse pulse extender circuit. Fast input
address-event pulses are fed into a starved inverter, which converts
them into a waveform that is first reset and slowly recovers. The
length of this recovery, and of the digital pulse generated by the sub-
sequent inverter is controlled by the voltage Bias L. The output of
the synapse is represented by a current IW whose amplitude depends
on the bias voltage W . Output currents of multiple synapses can be
summed together and fed into neuromorphic circuits to implement
synapse and neural dynamics.
order linear low-pass filter that acts as an excitatory synapse-
emulating aVLSI circuit.
Setting a sub-threshold bias forML will produce mismatched
currents that will integrate their differences over time to reset
the input pulse, leading to a large amount of variability in the
net effect of the synapses biased in this way. Conversely, by
operating ML above threshold, (and compensating the bias of
MW to maintain the net synaptic drive), the neurons driven
by these synapses will show much less variability.
Stimulation via the AER protocol is performed automati-
cally using the soft processor in the system, following a pre-
defined protocol that specifies the type, target location, and
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Figure A.4:
Voltage output of the synapse circuit measured in response to pulses
with three different lengths, for a constant weight bias setting IW =
0.125µA.
frequency of the input stimulus. To allow for fast characteriza-
tions, the focus of the experiments described is on the record-
ing of the digital spikes transmitted to the FPGA rather than
a direct investigation of the EPSCs. This allows fast char-
acterization and increases the usability of the tool-chain in
everyday research applications. To evaluate the precise timing
of the neuron spikes, we time-stamped the spikes as they were
being measured by the FPGA device, using a timer with 40 ns
resolution, and transmitted the address and time-stamp of the
measured event to a host PC for logging data via the FX2
USB link. All further analysis is performed on the data logged
on the host PC and verified manually on the oscilloscope by
directly observing Vmem and Vpulse.
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To determine to what extent it is possible to modulate the ef-
fect of device mismatch in the ROLLS neuromorphic processor,
we stimulated one synapse per neuron and measured the vari-
ability of the response of different neurons. As mentioned in
Section 3.1.1, the current produced by the mixed-mode pulse
extender synapse is integrated by a first-order current mode
linear filter. The final synaptic current sent to the neuron can
be described by:
τ
d
dt
Isyn + Isyn = αIW (A.4)
where τ is a time constant directly proportional to the filter
circuit capacitance and inversely proportional to a user pro-
grammable bias current. Similarly, α is a gain term, tunable
by additional user programmable bias currents (see Qiao et al.
[2015] for a detailed explanation of the circuit details). The
change in synaptic current ∆Isyn is therefore directly propor-
tional to Iw and to the pulse duration ∆T (∆Isyn ∝ Iw ·∆T ).
However, while IW can be directly programmed by the on-chip
current-mode bias generator (which produces the correspond-
ing voltage bias W to apply to MW of Figure A.3), the pulse
duration ∆T can only be controlled indirectly, by program-
ming different values of IL (i.e., the current flowing through
ML of Figure A.3). In the particular implementation of the
proposed circuit in the ROLLS chip, a capacitor Cpw of 500 fF
was used.
In Figure A.4 we plot the voltage output of the log-domain
pulse integrator in response to pulses extended by different val-
ues of IL. As expected, smaller bias currents produce longer
pulse durations. To show that longer pulse durations effec-
tively increase the total synaptic current, we also plot the
neuron’s response to these pulses, for a constant IW bias, in
Figure A.5. As the total synaptic current integrated by the sil-
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Figure A.5:
Silicon neuron membrane potential measured in response to the three
pulses plotted in Figure A.4, and for a constant weight bias setting
IW = 0.125µA.
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icon neuron circuit is larger for longer pulse durations, smaller
settings of IL produce output spikes earlier: neuron response
times to input pulses with large ∆T are shorter than response
times to input pulses with short ∆T .
So as to collect statistics and perform large sets of quan-
titative measurements on the variability of the neuron’s re-
sponse times, we interfaced the ROLLS chip to an FPGA de-
vice and stimulated it using the AER communication protocol.
We measured the time-stamps of the address-events both on
the input to the ROLLS (to stimulate the synapses) and on
the output (to measure the neuron response times). Relative
timestamps of 40 ns resolution were attached to address-events
produced by the chip, to evaluate the precise timing of the
response-spikes. All communication and routing of events is
managed in real-time by a soft processor implemented within
the programmable logic fabric of the FPGA. The FPGA de-
vice then transmits the data to a host PC, via a USB link, for
further processing and analysis.
After the initialization of the ROLLS neuromorphic proces-
sor circuits with a proper set of analog biases, we configured
the setup to stimulate a single synapse per neuron, in all 256
neurons in parallel. This can be achieved by broadcasting a
single address-event across all rows of the synaptic array on
the chip. We configured the synapses and neurons to produce
an output spike in response to a single input address-event. At
the onset of the experiment, the FPGA resets its time-stamp
generator and subsequently transmits the input address-event
to the ROLLS chip. Neuron response times are measured in a
time window of 1.5 s, and corresponding pairs of output neuron
address and time-stamp relative to stimulation onset are mea-
sured. The experiment is repeated for different values of IL
ranging from 0.25 nA to 5.99 nA. To compensate for the change
in pulse duration, we also adjust the value of IW such that the
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neuron average response time lies around 31 ms although the
pulse-width changes with IL.
Figure A.6 shows the standard deviation of the spiking out-
put time of the neuron, in response to a single synaptic input,
measured across the population of neurons on the chip, and
repeated for different values of the leak current IL, which is
inversely proportional to the synaptic input pulse width. As
expected, larger pulse widths (smaller IL settings) increase the
variability across neuron responses, while smaller pulse widths
give rise to less variability, despite the fact that the neuron re-
sponse times are approximately the same (thanks to the larger
synaptic weight settings IW used to compensate for the shorter
pulse widths).
Figure A.7 shows the same measurement made for all 256
synapses, for the bias setting IW = 0.33µA and IL = 2.01nA.
The proposed balancing of biases on minimum-size transistors
for time-dependent signals with the use of larger geometries for
transistors that control the synaptic weights effectively con-
trols stochasticity in the EPSCs provided to the postsynaptic
soma. We characterized how the variability can be modulated
by changing circuit configuration and biases while maintaining
the neuron’s overall response properties constant. The set of
tools developed and used in this work, including the FPGA
setup, provides a fast and reliable infrastructure for quantify-
ing the variability present in the device under test through the
measurement of the spike response times in response to single
stimuli. We can now use this framework to investigate how the
tunable variability of the neuron response times in the neuro-
morphic processor can be used to implement efficient random
forest and bagging techniques for improving their classification
accuracy, and to give rise to stochastic behaviours in recurrent
networks for implementing probabilistic neural models of com-
putation and building networks able to carry out inference on
161
A Appendix
0.2
3
0.5
3
0.7
9
2.0
1
2.5
6
3.2
2
4.2
7
IL (nA)
7.8
8.0
8.2
8.4
8.6
8.8
9.0
9.2
σ
(m
s)
IW =0. 1375uA µ=33. 1ms
IW =0. 1875uA µ=31. 8ms
IW =0. 2375uA µ=31. 9ms
IW =0. 325uA µ=31. 6ms
IW =0. 3422uA µ=31. 8ms
IW =0. 3875uA µ=31. 3ms
IW =0. 4125uA µ=31. 1ms
0 1 2 3 4
∆ T
7.0
7.5
8.0
8.5
9.0
σ
(m
s)
Figure A.6:
Standard Deviation σ of the neuron response times measured across
the 256 neurons on the chip, for different settings of IL bias. Note
that the neuron response times are kept approximately constant, by
compensating for the changes in pulse duration with changes in
synaptic weights. Inset is the same data, plotted over 1IL as it is
proportional to ∆T .
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Figure A.7:
Standard deviation of spike times ∆T produced by the population
of neurons with IL = 2.01nA, measured across the 256 synapses
afferent to each neuron.
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their input data.
A.4 PCB Designs utilizing the described
pSoC
Throughout our work, several chip platforms were designed for
specific applications. All these systems use the Raggedstone 2
board as a motherboard so that the implementation of struc-
tural plasticity using the developed co-processor is possible on
all of the platforms developed as described in the following
section.
A.4.1 The REX Platform
The REX board (Figure A.8) interfaces the Raggedstone 2
board through multi-pin connectors. This board was designed
in collaboration with Marc Osswald and holds the voltage con-
verters that are needed for peripheral modules that can be
connected with it in a modular fashion. Furthermore, with
the help of port-expanders, the 136 available I/O pins are ex-
panded to 128 slow pins, controllable via I2C that are used
for the initial configuration of the neuromorphic hardware and
132 fast pins that are directly connected to the Raggedstone.
These fast pins are used for high-throughput communication
via parallel AER for the interfacing of neuromorphic hardware
and for the USB interface module that provides a bidirectional
connection to the host PC. The neuromorphic IC sits on a
PCB that takes one of the four free slots in the system. A
second slot is occupied by the USB interface module. In fu-
ture experiments, the remaining slots will be taken by either
additional neuromorphic ICs or interfaces to electrode-arrays
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Figure A.8:
The REX setup, created in collaboration with Marc Osswald. The
FPGA boards I/O pins are used to connect two REX mainboards,
each providing two sockets for ROLLS chips
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Figure A.9: The PUZZLE platform, in single chip configuration.
for recording from, and stimulating neuronal cell cultures.
The top-right slot in figure A.8 is taken by a USB mod-
ule which is functionally a clone of the solution developed by
D.Fasnacht.
A.4.2 The PUZZLE Platform
The PUZZLE platform forms an interface to another neuro-
morphic processor, the Dynapse developed by Qiao et al.. The
configuration presented in figure A.9 shows only a single-chip
setup. However, the system can be extended with up to 15
daughter-board tiles, to form a cluster of 4×4 processors. This
connection is established through the south and west connec-
tors to form a larger plane of PCBs. (See Figure A.9)
A.4.3 The RAMP Platform as a Neuromorphic
Memristor-Driving System
We designed a system around the RAMP-Chip as a device for
driving memristive devices in a crossbar configuration. (Fig-
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Figure A.10:
Experimental setup directly connecting the RAMP IC to external
memristors. Here the chip itself is covered by a protective hard-
plastic case
ure A.10) This system created around the RAMP chip consists
mainly of three components:
• The RAMP MOTHERBOARD supplies power to the
chip and allows a lowest-level configuration of the chip
by jumper settings. This PCB also serves as a break-
out board that allows users to connect memristors and
electrophysiological measurement equipment to the chip
and to monitor waveforms such as membrane voltages.
• A DAC bank (AMDA board) which supplies bias volt-
ages to the chip to provide the integrated circuits with
parameters such as firing thresholds and time constants.
The AMDA board is interfaced via USB.
• An FPGA board for digital communication, e.g., to trans-
mit monitor and stimulus commands. Here a Cypress
Fx2-based module provides a second USB interface to a
PC.
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These system components are depicted in figure A.10
A switch PCB between the chip and the memristive device
is used to allow automatic switching of the memristor between
the automated test equipment which is used to carry out DC
operations on the device (forming, voltage sweeps to set the
device resistance to a well-defined value, read the device re-
sistance), and the neuromorphic chip. The switch PCB has
the sole purpose of allowing the characterization of the system
without damaging the device. It is therefore fundamental in
the initial phase of the experiments, but it does not affect the
validity of the results.
The neurons implemented in the IC and driving the mem-
ristors are based on an exponential leaky integrate and fire
model. In each neuron block, we used a neuron circuit based on
the adaptive exponential integrate and fire neuron described
in Qiao et al. [2015]. The plasticity model used here is based on
the spike-based perceptron learning algorithm of Brader et al.
[2007]. In this model, the relevant neuron states are s(t) :=
(Vmem(t), C(t)) which are the neuron’s membrane potential
and the intracellular calcium concentration respectively. The
latter is a low-pass filtered version of the neuron’s spike train.
The IC itself was directly bonded to a carrier PCB and con-
nected to the breakout board via spring-loaded connectors.
To operate these circuits that allow a biologically inspired
potentiation and depression of memristors that serve as mem-
ory elements in the synaptic interconnection of neuromorphic
models of cortical neurons, on the PC side, drivers for both the
bias-setting AMDA Board and the digital part of the system
are used by the graphical user interface (GUI). This software
provides a single interface for loading and defining bias volt-
ages, and stimulating and monitoring the neurons.
To allow a convenient and easy use of the setup, a GUI
was implemented in PyQT and Python, to communicate both
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with the AMDA board and the FPGA through the two USB
interfaces. From this single environment, configurations can
be created, saved to, and loaded from a file so as to control
the chip and use it in memristor interfacing. Furthermore,
stimulation of the analog sub-threshold neuron circuits can be
performed by specifying target ID, frequency, and duration of
the stimulus, as well as the model parameters.
A.5 Interfacing the ADC test structures on
the RAMP chip
During the development of the main neuromorphic system,
we also contributed to the development of event-based acqui-
sition of electrophysiological signals by performing the first
verification of an event-based ADC designed for this purpose
by [Corradi and Indiveri, 2015b]. Here, a system built around
the test structure within the RAMP chip was created to record
the event based output of the circuit and timestamp it. A re-
construction of the input signal is performed on a PC, based
on the logged data. In this project, the programmable system-
on-chip which is outlined in the main body of the thesis was
used together with the RAMP system (see A.10).
The sensing circuit continuously compares its input to two
thresholds θup and θdown. If the crossing of one of the thresh-
olds is detected, an internal amplified copy of the input signal
is set to a reference voltage and an event δup or δdn is issued
that signifies the polarity of the threshold crossing. After this
reset to the reference voltage, the signal is integrated again un-
til the next threshold crossing. Conceptually, in this manner,
a delta-encoding of the input is performed. The output of the
circuit can be reconstructed through an increment or decre-
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ment of a variable by θup or θdown respectively at the given
timestep. This process is outlined in the following.
A.5.1 Signal Reconstruction
In order to perform an initial verification, we provide the test-
circuit with an electrophysiological recording which is replayed
through a host PC’s sound card. The amplitude of this sig-
nal is calibrated to be in the µV -range, using an oscilloscope.
On the PC, a data logger captures the circuits output event
stream. After parsing the log-file, three different series are
extracted with
∆dn = (δdnn)n∈{0,..,nmax}
∆up = (δupn)n∈{0,..,nmax}
ISI = (ISIn)n∈{0,..,nmax}
, where δ are the ‘up’ and ‘down’ spikes coming from the test
circuit. Every event is logged together with a timestamp with
20ns resolution. This timestamp is relative to the previously
recorded event, in other words, it forms an inter-spike-interval,
ISI.
Therefore, the first step in reconstructing the recorded signal
is to compute the cumulative sum of ISIs to T = (tn)n∈{0,..,nmax},
with
tn =
n∑
i=0
ISIi
Similarly, the reconstruction of the samples associated with
the times tn are computed by summation:
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sn = θup ·
n∑
i=0
δupi − θdn ·
n∑
i=0
δdni ; S = (sn)n∈{0,..,nmax}
Here, θup and θdn are the thresholds that the pre-amplified
signal is compared to. If θ is crossed, a spike is released.
The step from amplitudes sn at times tn to a regular sam-
pling is done through interpolation of S to values that are
computed for the time-steps
X = (xn)x0=0, xn=xn−1+ 1r
; n ∈ {0, .., nmax}
, where r is the sample rate of the signal fed into the ampli-
fier via the sound card. In this way, a comparable signal is
provided.
The interpolation step itself is linear:
yi = sn−1 + (xi − tn−1)sn − sn−1
tn − tn−1 ; tn−1 ≤ xi < tn
The signal Y exhibits low-frequency drift due to the sponta-
neous activity of the test-pixel due to noise in the input which
results in the firing of δup/dn events even if there is no input sig-
nal presented. A filtering step is used to reduce this artifact in
the signal. The same filtering is applied to the input signal be-
fore comparison. Choosing the firing threshold allows the user
to choose the quality of the reconstructed signal. The choice of
small thresholds causes an improvement in the reconstruction
but also increases the data throughput in the system. Consid-
ering the large number of circuits in a sensor array, bandwidth
will become a limiting factor on signal quality. Here, it may
be beneficial to set a hard limit on the desired data rate and
adaptively tune firing thresholds such that this limit is always
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approached, but never crossed. As long as the decoder logs
the changes in threshold, the reconstruction would always be
of the highest achievable quality.
A.6 An Internet Based Distributed Biohy-
brid Neuromorphic Setup
In parallel to the algorithm development for structural plastic-
ity, exploratory work on the creation of a physically distributed
biohybrid system was performed. The following work is pre-
sented in [Serb et al., 2017] and described here in paraphrased
form. The distributed biohybrid system relies on the UDP pro-
tocol for the communication of events from a cell culture to a
neuromorphic system and vice-versa. In this work, the connec-
tion weight between source and destination was implemented
via memristors at a third, remote location. UNIPD denotes
the biological setup, located at the University of Padua. UZH
denotes the neuromorphic side, located at the University of
Zurich. SOTON denotes the array of memristors that store
connection weights at the University of Southampton. Parts of
the provided section are written in collaboration with A.Serb,
C.Mayr, and T.Podromakis.
A.6.1 Neuromorphic Side
In this experiment, the neuromorphic side of the biohybrid
is formed by the neuromorphic system, described in Chap-
ter 3. The FPGA handles the interfacing of the processor
with a PC through which events are recorded and transmitted
via UDP. In order for the co-processor to be able to process
data in real-time, this processor is used ‘bare-metal’ without
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an operating system that might introduce time-varying delays.
VHDL-coded peripheral blocks assist and provide interfaces.
On the PC side of the USB connection, low-level drivers de-
veloped in the C-programming language transmit and receive
data byte-wise and make it accessible to a python API that
forms the bridge to UDP. Here, data is accumulated and for-
matted into packets that are sent over the internet to a remote
host.
A.6.2 Biological Side
The biological side was initially replaced by a simulation on
a dedicated computer to reproducibly test several scenarios of
the operation of the overall system. The simulated UNIPD
setup received events via UDP and decoded them. As events
are received, the setup responds by issuing a response with
a given probability. This response is delayed by a predefined
offset plus a random delay that affects the timing of the ‘post’
spike in a spike-timing dependent synaptic plasticity (STDP)
rule. In cases in which the delay in response is so large that the
response is close to the next incoming ‘pre’ event, this leads to
a depression of the synaptic weight as defined by the plasticity
rule. However, if the response event follows temporally close
to the received ‘pre’ event, and within the time-window of
the STDP algorithm implemented at SOTON, the synapse is
potentiated (the weight increases).
A.6.3 Interfacing of the Neuromorphic and Bio-
logical Setups
For the application in a remote closed-loop experiment with
memristive plasticity, a protocol was defined which allows iden-
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Figure A.11:
Schematic illustration of the network protocol for closed-loop exper-
iments via the extended UDP specification
tification of the senders on the receiver side. This allows in-
terpretation of an arriving packet independent of the possibly
changing IP addresses of the senders and instructs the receiver
how to process the incoming data. The communication scheme
developed follows the protocol illustrated in Figure A.11.
The signal chain begins with the UZH setup, which consists
of a PC that interfaces to the ROLLS chip via a USB in-
terface. Events coming from the neuromorphic processor are
time-stamped with inter-spike intervals (ISI) and transmitted
to the SOTON setup along with the identity of the source
neuron. A unique identifier in the first octet of the payload
allows the SOTON setup to recognize the 24bit timestamp as
ISI information.
At SOTON the system receives the events, translates the
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ISI timestamps into absolute time (T) and consults an ad-
jacency matrix in list format in order to determine which
memristor synapses need to treat the incoming spike as a pre-
synaptic event. The affected synapses then register the spike
as a pre-synaptic event, their resistive states are assessed by
the memristor-driving setup (ArC), and results are mapped
to a synaptic weight. Subsequently, SOTON sends a series of
address-events to UNIPD which contain: (a) the SOTON iden-
tifier, (b) the ID of the target synapse to stimulate, (c) a mea-
sure of the weight (8 bits) and (d) the timestamp of the ‘Post-
Synaptic Potential’ (PSP) in absolute time T. UNIPD can
then receive this information, and deliver stimulation where
required. Importantly, UNIPD uses the weight to determine
the intensity of stimulation on each target and the timestamp
in order to set its own time reference. Any neuron that fires
at the UNIPD setup will be timestamped in absolute time as
determined by the amount of ‘physical time’ (T + δt) elapsed
between the last synaptic PSP arriving at the said neuron and
the time of firing. For example, if neuron N emits a spike
twelve time steps after the last PSP (arriving at for example
at an absolute time value (AT) of 15000), UNIPD will send
an AER packet to SOTON informing the system that cell N
has fired at AT 15012. The UNIPD response to SOTON thus
allows to relate the firing of each post-synaptic neuron to an
absolute time frame and compute when and where plasticity
should be implemented. In this way, the protocol described
enables compensation for transmission-imposed delays in the
time-critical aspects of the system where STDP is performed.
The approach of uniquely identifying the senders in a reserved
octet is a method that can be extended for remote configura-
tion and other uses in the future through using the involved
bits to encode instructions.
In order to verify the remote setup described above, a work-
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station at SOTON receives events as UDP packets from both
the ‘presynaptic’ neuromorphic circuits at UZH and ‘postsy-
naptic’ events from UNIPD (currently in the form of a sim-
ulated cell culture). According to the timing of both types
of events, a linear spike-timing dependent plasticity rule was
implemented that determines the increase or decrease of the
synaptic weight between the pre- and postsynaptic site.
To implement this plasticity algorithm at SOTON, an array
of memristors was used to update and store the weights, in-
dicating the synaptic efficacies. Figure A.12 shows the course
of the memristors resistive state over the number of weight
updates on the x-axis. Since the simulated postsynaptic site
had a higher probability of firing in correlation with incoming
events coming from UZH (routed through SOTON) we see a
general increase in the stored weight with only a little depres-
sion due to anticorrelated timing (see Figure A.12).
After this verification of the communication infrastructure,
we added an actual biological system into the loop. Ath the
time of writing, this work has been submitted to Nature Nan-
otechnology. The following data and descriptions have been
created in collaboration with Alexantrou Serb, Andrea Corna,
Ali Khiat, Federico Rocchi, Marco Reato, Marta Maschietto,
Christian Mayr, Giacomo Indiveri, Stefano Vassanelli and
Themistoklis Prodromakis.
In this proof of principle, a simple three neuron network is
connected in a feed-forward way whereby a presynaptic arti-
ficial neuron (ANPRE) connects to a biological neuron (BN),
which in turn connects to another, post-synaptic, artificial
neuron (ANPOST). (Figure A.13)
All connections are realized via memristive synapses. No-
tably, the artificial and biological neuron setups communicate
exclusively via the synapse setup. The central position of the
synapse setup within the network renders it the control center
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Figure A.12:
Weight evolution as measured from the memristor Array as verifi-
cation of the implemented UDP Protocol. The resistive state of the
memristor that holds the Weight of the connection between a neuro-
morphic and a biological neuron in Ohm is potentiated over time as
pairs of source and destination events lead to weight updates through
a linear synaptic plasticity rule (illustration, bottom right)
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Figure A.13:
Geographically distributed bNN setup. High-level connectivity dia-
gram. bNN layout, with two memristors (BAm and ABm) establish-
ing the two synaptors: ABsyn (Forward path with BN presynaptic
to APOST) and BAsyn (Backward path, with APRE presynaptic to
BN). ABsyn: APRE spikes are fed to ABm whose resistivity changes
tune extracellular stimulation of BN through a capacitive microelec-
trode array. BAsyn: BN activity (sub- and supra-threshold) is mon-
itored by a patch-clamp pipette. Spikes are fed to BAm which drives
APOST firing by modulating the EPSC
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of the entire system. For that reason, it holds both the connec-
tivity matrix defining the network connectivity and the record
of all spiking activity in addition to controlling the handling
of time. The plasticity rule used for the reported benchmark-
ing experiment is a modified, rate-coded Bienenstock-Cooper-
Munro (BCM) model, where plasticity (Long Term Potenti-
ation (LTP) and Depression (LTD) occurs upon postsynap-
tic spiking with the direction of plasticity (i.e., potentiation,
depression or no plasticity) determined by the frequency of
pre-synaptic activity within a time window leading to post-
synaptic spikes. In our modified version, this strictly applies
to the reverse biological-to-artificial pathway. In fact, in the
forward pathway, plasticity is initiated only by high-frequency
pre-synaptic activity, i.e., emulating a short-term post-tetanic
potentiation (PTP) mechanism, eventually leading to LTP of
the synapse. It should be noted that using a rate-coded, and
not phase-coded, plasticity rule provides a certain degree of
immunity against physical and location-dependent network de-
lays in this experiment, as the specific timing of spikes is sec-
ondary in importance to the overall rate.
Results from the backward pathway are shown in Figure A.15.
The spiking activity of BN is forwarded, through memristor
BAm, to its post-synaptic target, in this case, the artificial
neuron ANPOST. ANPOST is set to be spontaneously active
in order to guarantee that BCM plasticity will be triggered
sufficiently often during the experiment. The effect of spik-
ing at BN then modulates this spontaneous activity. This is
evidenced by the increased activity observed in ANPOST co-
inciding with spiking at BN. This activity dies away as soon
as LTD takes place on the forward path, as demonstrated in
Figure A.15b. The corresponding memristive synaptic weight
evolution is shown in Figure A.15c and reveals the underly-
ing plasticity. Notably, in contrast to the forward path where
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Figure A.14:
Geographically distributed bNN experimentally observed operation:
Forward path. (a) Activity pattern of artificial neuron ANPRE. Fir-
ing frequency is modulated in four phases designed to induce plas-
ticity in the synapse linking to the biological neuron (BN) in the
direction indicated by the sequence: none/LTP/none/LTD, as per
the modified BCM plasticity model. (b) Spikes response of biologi-
cal neuron BN to stimulation from ANPRE. Upon induction, in the
late stages of LTP potentiation, BN begins responding by firing ac-
tion potentials (APs). These persist until the commencement of the
LTD depression phase. (c) Synaptic weight evolution at the forward
(ANPRE to BN) pathway. Each data point denotes a synaptic event
that caused LTP (red), LTD (blue) or no further plasticity changes
(black)
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tight control of stimulation at ANPRE to BN synapse guaran-
tees reliable induction of LTP and LTD, the persistently low
activity at BN leads to either LTD or no plasticity at the BN
to ANPOST synapse.
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Figure A.15:
Geographically distributed bNN experimentally observed operation:
Backward path. (a) Firing response of biological neuron BN to stim-
ulation from ANPRE as reported in Figure A.14a. Shadowed areas
indicate plasticity changes occurring at the ABsyn (above the dashed
line) and BAsyn (below the dashed line). As previously noted, BN
begins responding by firing action potentials during the late stages
of potentiation. These persist until the commencement of the LTD
induction phase. (b) Spiking frequency measured at artificial neuron
ANPOST; the post-synaptic target of BN. Increase in spiking activ-
ity is observed in the middle of the run in coincidence in response to
more frequent stimulation from BN followed by a return to baseline,
spontaneous activity towards the end. (c) Synaptic weight evolu-
tion at the reverse (BN to ANPOST) pathway. Each data point
denotes a synaptic event that induced LTP (red), LTD (blue) or
no plasticity (black). The rather infrequent activity observed at BN
caused the spike rate-dependent plasticity (SRDP) plasticity BCM
rule to lead to strong LTDP at the reverse pathway synapse and cre-
ate the LTD/none/LTD plasticity induction pattern shown via blue
/ gray shadings throughout all panels. LTP;LTD;none plasticity in-
duction window frames used in Figure A.14 are reproduced at the
top of A.15a for reference. X-axis common to all panels.
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A.7 Developmental Cell Culture Data
The following data was acquired by M. Maschietto and used
to develop an approach for modeling developmental processes
involved in network formation in in vitro cultures.
A.7.1 Synapsin1 labelling
Data on the formation of functional synapses (see Figure A.16)
over time was acquired through the following procedure:
• E18/E19 rat hippocampal neurons were labeled by in-
direct immunofluorescence with an antibody specific for
pre-synaptic Synapsin 1
• Images were acquired at 63X magnification at video-
confocal microscope, with z-stack procedure, from neu-
rons at different development stages (from DIV 6 to DIV
30)
• Merges of the z-stacks were created in order to collect
the dots from all the confocal planes
• For each neuron, the length of each branch was measured
in µm and the number of Synapsin 1 do. were counted
• The number of dots per µm length was calculated for
each branch
• The mean number of dots per µm length and SEM were
calculated for each DIV (considering as ”n” the total
number of branches analyzed)
183
A Appendix
Figure A.16:
Indirect immunofluorescence labeling with an antibody specific for
pre-synaptic Synapsin 1 allows to estimate the density of functional
synapses over time (DIV)
A.7.2 Sholl Analysis
For the rough estimation of synapse density, Sholl analysis
gives an indication of how the neuron extends and where ram-
ifications are observable, as a function of the distance to the
cells soma (see Figure A.17). Note that synapse density per
area of cell membrane was assumed to be distant independent,
an assumption which only allows a rough estimate of the den-
sity of potential connections.
Sholl analysis creates a series of concentric shells around
the focus of a neuronal arbor, and counts how many times
the arbor intersects the sampling shells A starting radius (the
radius of the smallest sampling circle, i.e., the first distance to
be sampled), an ending radius (the radius of the largest (last)
sampling circle) and the radius step size (the sampling interval
between radii of consecutive sampling circles) are fixed prior
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Figure A.17:
Sholl analysis for E18/E19 rat hippocampal neurons in vitro. Data
was accumulated for n neurons at DIV6 and DIV14
to the analysis. For each transfected neuron, that must be
isolated (that is, among non-transfected neurons), the analysis
provides with the number of intersections for each circle.
A.7.3 Maximum Linear Distance of Neuronal Pro-
cesses
The procedure for acquiring measurements of how far neurites
extend from the soma (see Figure A.18) was performed as fol-
lows:
• Neurons were transfected with cytoplasmic EGFP pro-
tein to better visualize the branching
• Images were analyzed at DIV 6 a. DIV 14 (the transfec-
tion efficiency decreases with increasing DIV, so it is not
possible to have data at more than DIV 14)
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Figure A.18:
Maximum linear distance from soma to the end of a neurite, mea-
sured over time
• Only isolated transfected neurons were analyzed (that
is, one neuron transfected among many others not trans-
fected)
• For each transfected neuron, the maximal linear length
of branching was measured, starting from the beginning
of the branch on the soma
• The maximal linear lengths were grouped in clusters of
100 i.tm length, in order to see if there is a preferential
clustering of the neurons
• The clustered data were plotted also normalized on the
total number of neurons
This procedure gives rise to the following data, which was
used to determine the maximal size of the rotation-symmetric
synapse probability kernel.
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